

















Note:
Do not include the schematic
when create netlist.













	R1	R2
optimized	51_1%	OPEN
compat#	OPEN	0 ohms



AE26 is GND on Northwood, will be detect on prescott





9 HDSTBP-[0..3] << HDSTBP-[0..3]
 9 HDSTBN-[0..3] << HDSTBN-[0..3]
 9 DBI-[0..3] << DBI-[0..3]
 9 HASTB-[0..1] << HASTB-[0..1]




	R16, R18
COMPATIBLE	49.9_1%
OPTIMIZED	61.9_1%

ITP header
 Pin pitch = 2mm
 Through hole = 25 mil



A20M#, IGNNE#, SMI#, SLP#, STPCLK#, LINT[1:0]

5.8 VID4
5.8 VID3
5.8 VID2
5.8 VID1
5.8 VID0
5.8 VID5
38 VRMPWRGD
8 VRM_EN





RT2 PUT CLOSE
OUTPUT L



FOXCONN PCEG



Title		VRD 10	
Size B	Document Number	661M07	
Date:	Saturday, April 09, 2005	Sheet	7 of 40

Rev B



CPU VID

Fab. B
R42 pull high to SB5V.
Mount Q5, Q6, Q7, R42, R45.
Dummy R218, R44



FOXCONN TECHNOLOGY COPR.


Title: Output CAP

Document Number: 661M07

Rev: A

Date: Monday, April 11, 2005

Sheet 8 of 40



HOST

AGP

661FX-1

	HNCVREF	PIN B22
648	Voltage	Divider
648FX	NC	
661FX	NC	

	R46	R48
648	20 1%	110 1%
648FX	14 1%	100 1%
661GX	14 1%	100 1%

FOXCONN TECHNOLOGY COPR.

Title: **661FX-1 HOST & AGP**


Document Number: **661M07**

Date: Saturday, April 09, 2005

Sheet: 9 of 40

Rev: **A**




Eric 2004.06.04



U6B


MD0	AN35	MD0
MD1	AP36	MD1
MD2	AK33	MD2
MD3	AM33	MD3
MD4	AN34	MD4
MD5	AK32	MD5
MD6	AR34	MD6
MD7	AN33	MD7
DQM0	AR35	DQM0
DQS0	AP34	DQS0/CSB0#
MD8	AM32	MD8
MD9	AL31	MD9
MD10	AR31	MD10
MD11	AL30	MD11
MD12	AN32	MD12
MD13	AR33	MD13
MD14	AN31	MD14
MD15	AM31	MD15
DQM1	AR32	DQM1
DQS1	AP32	DQS1/CSB1#
MD16	AP30	MD16
MD17	AR30	MD17
MD18	AM29	MD18
MD19	AL27	MD19
MD20	AN30	MD20
MD21	AN29	MD21
MD22	AL28	MD22
MD23	AN28	MD23
DQM2	AL29	DQM2
DQS2	AR29	DQS2/CSB2#
MD24	AP26	MD24
MD25	AN25	MD25
MD26	AR24	MD26
MD27	AL24	MD27
MD28	AL25	MD28
MD29	AR26	MD29
MD30	AM25	MD30
MD31	AN24	MD31
DQM3	AP24	DQM3
DQS3	AR25	DQS3/CSB3#
MD32	AN21	MD32
MD33	AP20	MD33
MD34	AN20	MD34
MD35	AL18	MD35
MD36	AM21	MD36
MD37	AR21	MD37
MD38	AL19	MD38
MD39	AM19	MD39
DQM4	AL20	DQM4
DQS4	AR20	DQS4/CSB4#
MD40	AL15	MD40
MD41	AL14	MD41
MD42	AN15	MD42
MD43	AR15	MD43
MD44	AN16	MD44
MD45	AM15	MD45
MD46	AN14	MD46
MD47	AL13	MD47
DQM5	AP16	DQM5
DQS5	AR16	DQS5/CSB5#
MD48	AM13	MD48
MD49	AL12	MD49
MD50	AL11	MD50
MD51	AR12	MD51
MD52	AP14	MD52
MD53	AR14	MD53
MD54	AN13	MD54
MD55	AP12	MD55
DQM6	AN12	DQM6
DQS6	AR13	DQS6/CSB6#
MD56	AL10	MD56
MD57	AR11	MD57
MD58	AM9	MD58
MD59	AR9	MD59
MD60	AM11	MD60
MD61	AN11	MD61
MD62	AP10	MD62
MD63	AN9	MD63
DQM7	AN10	DQM7
DQS7	AR10	DQS7/CSB7#

661FX-2



Title 661FX-2 DDR





Document Number 661M07 Rev A
 Date: Saturday, April 09, 2005 Sheet 10 of 40












Power

661FX-4

IVDD, AUX_IVDD 1.8V










964-4
Power










裕軒兜俱扭腔47u投遙

Clock Buffer (DDR)




NOTE: This AGP slot support both AGP3.0 display card and SiS301 video bridge card.

GCDET- on card	GCDET-	AVREFCG	APERR
GND	0V	0.35V	0V
OPEN	1.47V	0.75V	1.5V




AGP CONNECTOR DECOUPLING

put CAP close to AGP slot each POWER PIN



VGA CONNECTOR



10,23 MD[0..63] << MD[0..63]
 10,23 MA[0..14] << MA[0..14]
 10,23 DQM[0..7] << DQM[0..7]
 10,23 DQS[0..7] << DQS[0..7]




NOTE:
 VDDID IS A TRAP ON THE DIMM
 MODULE TO INDICATE:

VDDID	REQUIRED POWER
OPEN	VDD=VDDQ
GND	VDD!=VDDQ

MEMORY MUX TABLE:

SDR	DDR
CS0	CS0
CS1	CS1
CS2	CS2
CS3	CS3
CS4	CS4
CS5	CS5
CSB0	DQS0
CSB1	DQS1
CSB2	DQS2
CSB3	DQS3
CSB4	DQS4
CSB5	DQS5
CSB6	DQS6
CSB7	DQS7

10,23 CS-[0..3] << CS-[0..3]
 10 CKE[0..3] << CKE[0..3]
 18 DDRCLK[0..5] << DDRCLK[0..5]
 18 DDRCLK-[0..5] << DDRCLK-[0..5]





Title: DIMM1, 2


Document Number: 661M07

Date: Saturday, April 09, 2005 Sheet 21 of 40

DDRVREF GEN. & DECOUPLING



EMI




SSTL-2 Termination Resistors


MD[0..63]	10,21
DQM[0..7]	10,21
DQS[0..7]	10,21
MA[0..14]	10,21
CS-[0..3]	10,21

	SDR	R _s	DDR	R _s	R _{tt}
MD/DQM(/DQS)	LV-CMOS	0/10/-	SSTL-2	1.0	33
MA/Control	LV-CMOS	1.0	SSTL-2	0	33
CS	LV-CMOS	0	SSTL-2	0	47
VKE	DD 3.3V		DD 2.5V		



Termination change 56ohm



DECOUPLING CAPACITOR FOR SSTL-2 END TERMINATION VTT ISLAND
0603 Package placed within 200mils of VTT Termination R-packs



PCI Slot 1 & 2



FOXCONN TECHNOLOGY COPR.




Title: PCI 1, 2






Document Number: 661M07


Rev: A

Date: Saturday, April 09, 2005 Sheet 24 of 40

PCI Slot 3







ITE8705

FOXCONN TECHNOLOGY COPR.





Title: SIO ITE8705



Document Number: 661M07


Date: Saturday, April 09, 2005

Sheet 28 of 40


Rev A








CPU FAN




SYS FAN

Voltage Monitor







Temperature Monitor



Choosing method of measuring temperature by either thermistor or diode





FOXCONN TECHNOLOGY CORP.	
Title FAN	
Document Number 661M07	
Date: Saturday, April 09, 2005	Rev A
Sheet	32 of 40








	ACPILED	S3_LED	Q89	Q90	GLED1_1	GLED0_0
S4/5 : OFF	X	High	off	off	High	High
S0 : Green Steady	High	High	on	off	High	High
S1/3 : Amber Steady	Low/X	Low	off	on	High	Low



S0 : Green Steady
 S1/3 : Amber Steady
 S4/5 : OFF

RTC

- NOTE!
- 1.The RTCVDD is 3V
 - 2.Decoupling capacitor must be close to 96X RTCVDD pin.
 - 3.RTC circuit must strictly follow Si's recommended design
- Si is not responsible for RTC problems from foreign designs.



FOXCONN TECHNOLOGY COPR.


Title: **BTN/RTC Batt**




Document Number: **661M07**

Date: Saturday, April 09, 2005

Sheet 36 of 40

Rev A





5

4

3

2

1

D

D

C

C

B

B

A

A



Title 661FX-1 HOST & AGP

Document Number 661M07 Rev A

Date: Saturday, April 09, 2005 Sheet 1 of 40