

**PCB P/N AND DESCRIPTION**

PCB ED5 MB(8L,309X218, REVA)  
P/N: DA0ED5MB8A8

PCB ED5 MB(8L,309X218,REVB)  
P/N: DA0ED5MB8B6

PCB ED5 USB/B(8L,47.5X16.8, REVA)  
P/N: DA0ED5SB8A5

PCB ED5 USB/B(8L,47.5X16.8,REVB)  
P/N: DA0ED5SB8B3

# ED5

**SATA**  
ED5 SATA ASSY P/N  
ED5 MB S/S ASSY P/N: 51ED5SS0018  
ED5 MB C/S ASSY P/N: 41ED5CS0015  
ED5 MB ASSY P/N: 31ED5MB0012

**W/O ANT**  
ED5 USB/B S/S ASSY P/N: 4NED5SS0011  
ED5 USB/B ASSY P/N: 3NED5UB0011

**PATA**  
ED5 ASSY P/N  
ED5 MB S/S ASSY P/N: 51ED5SS0000  
ED5 MB C/S ASSY P/N: 41ED5CS0007  
ED5 MB ASSY P/N: 31ED5MB0004

**ANT**  
ED5 USB/B S/S ASSY P/N: 4NED5SS0002  
ED5 USB/B ASSY P/N: 3NED5UB0003

**VCC\_CORE** CPU VR PG 30

+1.2V  
+VCCP PG 31

+1.8VSUS  
+1.8V  
SMDDR\_VTERM PG 32

+3VPCU  
+3V\_S5  
+3VSUS  
+5VSUS  
+5V  
+12V PG 33

VIN CHARGER PG 34





TABLE OF CONTENTS

Page 01 : BLOCK DIAGRAM  
 Page 02 : TABLE OF CONTENTS  
 Page 03 : ATHLON64 HT I/F  
 Page 04 : ATHLON64 DDRII MEMORY  
 Page 05 : ATHLON64 CTRL & DEBUG  
 Page 06 : ATHLON64 PWR & GND  
 Page 07 : DDRII SODIMMX2  
 Page 08 : DDRII TERMINATION  
 Page 09 : RS485-HT LINK0  
 Page 10 : RS485-PCIE LINK I/ F  
 Page 11 : RS485-SYSTEM I/F & C LKGEN  
 Page 12 : RS485-POWER  
 Page 13 : CLOCK GENERATOR  
 Page 14 : SB460M-PCIE/PCI/CPU/LPC  
 Page 15 : SB460M ACPI/GPIO/USB/AC97  
 Page 16 : SB460M HDD/POWER/DECOUP LI  
 Page 17 : SB460M STRAPS  
 Page 18 : MINI PCI  
 Page 19 : MINI CARD TV & WLAN  
 Page 20 : CRT&LVDS&S-VIDE0&DCS  
 Page 21 : HDD & CDROM , HOLES  
 Page 22 : USB, BLUETOOTH  
 Page 23 : LAN PCI-E RJ45 & RJ11  
 Page 24 : PCI8402\_1 & NEW CARD  
 Page 25 : PCI8402\_2 (1394/5IN1)  
 Page 26 : AUDIO(ALC262) & MDC  
 Page 27 : AUDIO(AMP&POWER&HP CON)  
 Page 28 : PC97551 & FLASH  
 Page 29 : LED & SW & KB & TP & FAN  
 Page 30 : CPU CORE MAX8774  
 Page 31 : 1.2V/1.5V/2.5V  
 Page 32 : 1.8V/DDRII  
 Page 33 : SYSTEM 3V/5V  
 Page 34 : BATTERY CHARGER



	POWER	VOLTAGE	ACTIVE	SCOPE	ROUTING	PAGE
SYSTEM	+12V	+12V	OFF IN	S3-S5	PLANE	41
	-12V	-12V	OFF IN	S3-S5	TRACE 20 MIL	41
	+5V	+5V	OFF IN	S3-S5	PLANE	41
	+3.3V	+3.3V	OFF IN	S3-S5	PLANE	41
	+5VALW	+5V	S0-S5		PLANE/ 50 MIL	41
	+3.3VALW	+3.3V	S0-S5		TRACE 30 MIL	41
	+1.8VALW	+2.5V	S0-S5		TRACE 30 MIL	21
	+5V_DUAL	+5V	S0-S5		PLANE/ 100 MIL	41
	+3.3V_DUAL	+3.3V	S0-S5		PLANE/ 50 MIL	41
	CPU	VCCCORE	VID[0..6]	OFF IN	S3-S5	PLANE+COPER
VCCP		+1.05V	OFF IN	S3-S5	PLANE+COPER	38
VCCA		+1.5V	OFF IN	S3-S5	TRACE 20 MIL	38
RC485 NB	VCC_NB	+1.2V/1.0V	OFF IN	S3-S5	PLANE+COPER	39
	VDD_CPU	+1.05V	OFF IN	S3-S5	PLANE+COPER	38
	VDD_MEM	+1.8V	S0-S3		PLANE+COPER	40
	VDD18	+1.8V	OFF IN	S3-S5	TRACE 20 MIL	12
	VDDA18	+1.8V	OFF IN	S3-S5	COPPER	12
	VDDA12	+1.2V	OFF IN	S3-S5	PLANE+COPPER	12
	AVDD	+3.3V	OFF IN	S3-S5	TRACE 20 MIL	11
	AVDDQ	+1.8V	OFF IN	S3-S5	TRACE 20 MIL	11
	PLVDD	+1.8V	OFF IN	S3-S5	TRACE 20 MIL	11
	LPVDD	+1.8V	OFF IN	S3-S5	TRACE 20 MIL	11
	LVDDR	+1.8V	OFF IN	S3-S5	TRACE 30 MIL	11
	VDDR3	+3.3V	OFF IN	S3-S5	TRACE 30 MIL	11
	VTT_DDR	+0.9V	OFF IN	S3-S5	COPPER	40
	VDD_CLK	+3.3V	OFF IN	S3-S5	COPPER	14
SB460 SB	+3.3V_SB	+3.3V	OFF IN	S3-S5	PLANE	21
	+1.8V_SB	+1.8V	OFF IN	S3-S5	PLANE	21
	+3.3VALW_SB	+3.3V	S0-S5		PLANE	21
	+1.8VALW_SB	+1.8V	S0-S5		PLANE	21
	+1.8V_SUB_PHY	+1.8V	S0-S5		TRACE 30 MIL	21
	AVDD_CB	+1.8V	OFF IN	S3-S5	TRACE 10 MIL	21
	V5_REF	+5V	OFF IN	S3-S5	TRACE 10 MIL	21
	CPU-PWR	+1.05V	OFF IN	S3-S5	TRACE 20 MIL	21
	PCIE_PVDD	+1.8V	OFF IN	S3-S5	TRACE 20 MIL	18
	PCIE_VDDR	+1.8V	OFF IN	S3-S5	PLANE+COPER	18
	+1.8V_ATA	+1.8V	OFF IN	S3-S5	PLANE	20
	PLLVD_ATA	+1.8V	OFF IN	S3-S5	TRACE 20 MIL	20
	XTLVDD_ATA	+1.8V	OFF IN	S3-S5	TRACE 20 MIL	20
	AVDD_USB_TX	+1.8V	S0-S5		PLANE+COPER	19
	AVDD_USB_RX	+1.8V	S0-S5		PLANE+COPER	19
	+3.3V_AVDDC	+3.3V	S0-S5		TRACE 20 MIL	19
	V_BAT	+3.0V	--		TRACE 10 MIL	18





# PROCESSOR HYPERTRANSPORT INTERFACE

VLDT\_Ax AND VLDT\_Bx ARE CONNECTED TO THE LDT\_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




**LAYOUT: Place bypass cap on topside of board**  
 NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS  
 PLACE CLOSE TO VLDT0 POWER PINS

**PROJECT : ED5**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>ATHLON64 HT I/F</b>	1A
Date:	Monday, April 10, 2006	Sheet 3 of 34

VDD\_VTT\_SUS\_CPU IS CONNECTED TO THE VDD\_VTT\_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



PLACE THEM CLOSE TO CPU WITHIN 1"

## Processor DDR2 Memory Interface





To SODIMM socket B (Far)

To SODIMM socket A (near)


# ATHLON Control and Debug

LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.








## CPU\_VDDA\_RUN












place them to CPU within 1"



D3A: Add LEVEL-SHIFT circuit on PSI# that between CPU and POWER



## CPU H/W MONITOR






If no use which Net need pull-up or down


NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ONLY.


## HDT CONNECTOR

PUT CLOSE ON LAYOUT




# PROCESSOR POWER AND GROUND








(H=5.2)

(H=9.2)


**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev	
	<b>DDR-II SODIMM*2</b>	1A	
Date:	Monday, April 10, 2006	Sheet	7 of 34







**PROJECT : ED5**  
**Quanta Computer Inc.**




Size	Document Number	Rev
	<b>DDR-II TERMINATION</b>	1A
Date:	Monday, April 10, 2006	Sheet 8 of 34






**PROJECT : ED5**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>RS485-HT LINK0 I/F</b>	1A
Date:	Monday, April 10, 2006	Sheet 9 of 34












**LOAD\_ROM#: LOAD ROM STRAP ENABLE**  
 High, LOAD ROM STRAP DISABLE  
 Low, LOAD ROM STRAP ENABLE

	RS485	RS690
OSCOUT(A11)	OSCOUT	PLLVDD12
DVO_D0(AD14)	DVO_D0	GPP_TX4P
DVO_D1(AD15)	DVO_D1	GPP_TX4N
DVO_D3(AD16)	DVO_D3	GPP_RX4P
DVO_D4(AE16)	DVO_D4	GPP_RX4N
DVO_D7(AE19)	DVO_D7	GPP_TX5N
DVO_D8(AD19)	DVO_D8	GPP_TX5P
DVO_D9(AE20)	DVO_D9	GPP_RX5N
DVO_D10(AD20)	DVO_D10	GPP_RX5P



SUGGEST REMOVE L11 BEAD SAME AS CPU  
1.2 PLAN FSB UNDER THIS PLAN





**NB RS485 POWER STATES**






Power Signal	S0	S1	S3	S4/S5	G3
VDDHT	ON	ON	OFF	OFF	OFF
VDDR	ON	ON	OFF	OFF	OFF
VDD18	ON	ON	OFF	OFF	OFF
VDDC	ON	ON	OFF	OFF	OFF
VDDA18	ON	ON	OFF	OFF	OFF
VDDA12	ON	ON	OFF	OFF	OFF
AVDD	ON	ON	OFF	OFF	OFF
AVDDDI	ON	ON	OFF	OFF	OFF
PLLVDD	ON	ON	OFF	OFF	OFF
HTPVDD	ON	ON	OFF	OFF	OFF
VDDR3	ON	ON	OFF	OFF	OFF
LPVDD	ON	ON	OFF	OFF	OFF
LVDDR18D	ON	ON	OFF	OFF	OFF
LVDDR18A	ON	ON	OFF	OFF	OFF

PROJECT : ED5  
Quanta Computer Inc.

Size	Document Number	Rev
	RS485-POWER	1A
Date:	Monday, April 10, 2006	Sheet 12 of 34



- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U800
- 2- PUT DECOUPLING CAPS CLOSE TO Clock Gen. POWER PIN





EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation







Check AMD clock

CLKREQA# CONTROL SRC5, 6, 7  
 CLKREQB# CONTROL SRC2, 3, 4  
 CLKREQC# CONTROL SRC0, 1


SB CALIBRATION RESISTOR VALUE		
	SB600	SB460
R1735	562 OHM 1%	150 OHM 1%
R1737	2.05K 1%	150 OHM 1%
R1738	0 ohm	4.12K 1%



ATI Recommend  
Vendor: NSK  
Part Number: NXG 32.768KAE12FUD 16 PPM,  
32K X1




SB-1



**SB-2**




USB power use S3 power, But Over current signal datasheet is S5 only, But ATI FAAV say use S3 is ok




USB0: M/B IO  
 USB1: M/B IO  
 USB2: D/B IO  
 USB3: D/B IO  
 USB4: NEW CARD  
 USB5: MINI CARD  
 USB6: DSC  
 USB7: BLUETOOTH

**USB power**



For SATA mount R172, For PATA mount R176



ALAN????

Board ID	ID1	ID0	
00			A-Test
01			
10			
11			

**PROJECT : ED5**  
**Quanta Computer Inc.**


Size Custom Document Number **SB460M ACPI/GPIO/USB/AC97** Rev 2A

Date: Monday, April 10, 2006 Sheet 15 of 34






Edison-11/01--Change to SB460




## REQUIRED STRAPS

PULL HIGH	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCLK_MINI	PCLK_591
	USE DEBUG STRAPS DEFAULT	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = LPC TYPE I ROM L, H = LPC TYPE II ROM DEFAULT	PCI_CLK0
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4 DEFAULT	L, L = FWB ROM NOTE: FOR SB460, PCI_CLK[8:7] ARE CONNECTED TO SUBSTRATE BALLS PCI_CLK[1:0]	

D3A:BOM change. R247: Stuff, R259: Un-stuff. Disable USB PHY POWERDOWN.




PULL HIGH	AUTO_ON#	SB_SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCLK_LAN	LFRAME#
	ACPWRON DEFAULT	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK5	LFRAME#
MANUAL PWR ON DEFAULT	SIO 24MHz	XTAL MODE NOT SUPPORTED	USB PHY POWERDOWN DISABLE DEFAULT	PCIE_CM_SET LOW DEFAULT	ENABLE THERMTRIP# DEFAULT	
PULL LOW	AUTO PWR ON	SIO 48MHz DEFAULT	48MHZ OSC MODE DEFAULT	USB PHY POWERDOWN ENABLE	PCIE_CM_SET HIGH BIOS ENABLE AFTER STARTUP	DISABLE THERMTRIP# AFTER STARTUP




## DEBUG STRAPS


	PDDACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET		USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	



ID Select : AD20  
 Interrupt Pin : INTG#, INTF#  
 Request Indicate : REQ2#  
 Grant Indicate : GNT2#

# DEBUG PURPOSE ONLY






**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>MINI PCI CONNECTOR (DEBUG ONLY)</b>	1A
Date:	Monday, April 10, 2006	Sheet 18 of 34


**MPC**

# TV MINI CARD


PRODUCT NAME: MINI DVBT  
MFR NAME: A300



# WLAN MINI CARD




# MINI CARD




**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
<b>MINI CARD (WLAN AND TV)</b>		2A
Date: Monday, April 10, 2006		Sheet 19 of 34



# CRT



# LVDS & DSC



# TV




# CRT, LVDS, TV, DSC


**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
		1A
Date:	Monday, April 10, 2006	Sheet 20 of 34


# PATA HDD



# PATA ODD




When SATA, Un-stuff R293 and stuff R294  
 Reserve Slave for PATA  
 Reserve Master for SATA



# DISK AND HOLE

# SATA HDD




SPURCE AND CAP. COME FROM PATA HDD

For First build, If next build no use remove from BOM.


**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>HDD &amp; CDROM , HOLES</b>	2A
Date:	Monday, April 10, 2006	Sheet 21 of 34


# USB POWER SUPPLY




# BLUETOOTH



# USB I/O CONNECTORS



# USB BAORD WIRE CONNECTOR





# USB, BT, USB/B COONECTOR


**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>MINI PCI &amp; USB PORT &amp; BT</b>	1A
Date:	Monday, April 10, 2006	Sheet 22 of 34


# RTL8111B-GR



# TRANSFORMER RJ45 CONNECTOR




# POWER SUPPLY




# LAN

# EEPROM



# RJ11




# PCI8402 PCI I/F

ID Select : AD17  
 Interrupt Pin : INTE#, INTG#, INT#  
 Request Indicate : REQ3#  
 Grant Indicate : GNT3#


AD17 R405 150/F 4 PCM\_IDSEL

(14,17,18) AD[0..31] ADIO\_311




PCLK\_PCM R397 22 4 PCLK\_PCM R C499 10p 4


CLK48\_PCM R399 22 4 CLK48\_PCM R C501 10p 4



# IEEE1394 EEPROM




# IEEE1394 & NEW CARD




# NEW CARD


NEW CARD HEADER: DFHD26MR074 (13081-1)  
 NEW CARD EJECTER: FBZF1026019 (130851-3)



# NEW CARD'S POWER SWITCH




CPPE# : ( Internal Pull Up , active low when card support PCIe )  
 CPUSB# : ( Internal Pull Up , active low when card support USB )  
 SHDN# : ( Internal Pull Up )






# PCI8402 I/F OF 1394 & CARD READER




## MEMORY CARD READED POWER CONTROL (IC SOLUTION FOR C-TEST)




# IEEE1394 & CARD READER

# 5 IN 1 MEMORY CARD READER


Support :  
 MMC  
 SD  
 Memory Stick  
 Memory Stick Pro  
 xD





## MEMORY CARD READED POWER CONTROL



## MEMORY CARD READED LED INDICATE



## IEEE1394 CONNECTOR




PROJECT : ED5  
 Quanta Computer Inc.


# AUDIO CODEC ALC262

## ALC262 GPIO TABLE


GPIO 0	SRS	LO: SRS OFF (EC) HI: SRS ON (EC)
GPIO 1	H.P.	LO: NO PLUG-IN HI: PLUG-IN



# AUDIO POWER AND GND



# AZALIA MDC INTERFACE




# AUDIO CODEC & MDC

**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
<b>AUDIO CODEC ALC262 AND MDC</b>		2A
Date:	Monday, April 10, 2006	Sheet 26 of 34


# AUDIO AMP. (MAX9755)



## AMP. POWER SUPPLY


# AUDIO AMP. & JACK

# AUDIO JACK








**PROJECT : ED5**  
**Quanta Computer Inc.**

Size: Document Number  
**AMP. & JACK**  
Date: Monday, April 10, 2006 Sheet 27 of 34 Rev 1A



I/O Address

BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL) + 1
1 1	Reserved	



**FWH**

BIU configuration should match flash speed used


**PROJECT : ED5**  
**Quanta Computer Inc.**

Size: Document Number  
**PC97551 & FLASH**  
 Rev: 2A


Date: Monday, April 10, 2006 Sheet: 28 of 34

**EC & FLASH ROM**

**HWPG\_591** ==> **NB\_PWRGD** ==> **EC\_PWRGD**  
 NORTH BRIDGE SOUTH BRIDGE




OCI P/N  
IT IS NOT GREEN PART




ECN 2A  
BOM CHANGE  
CHANGE TO 560OHM

# TPM




# TPD



D3A: change CN9 P/N, and changed FootPrint

# KBC




HDD & ODD IN THE SAME LED

# LED

# MSIC.

ECN 2A  
MEMORY CARD'S LED FLASH TOO FAST,  
EE CHANGE CIRCUIT AND EC ADD DE-BOUNCE




D3A: Change from SUS to PCU

D3A: Change From SUS to PCU


Orange Forward Voltage 2.0~2.4  
Blue Forward Voltage 3.4~3.8  
DC Forward Current 20mA

# SWITCH



**PROJECT : ED5**  
**Quanta Computer Inc.**

Size	Document Number	Rev
T/P,FAN,SWITCH,LED,K/B		2A
Date: Monday, April 10, 2006		Sheet 29 of 34



Change PL20 and PL21 from DC+45Q0M000 to CV+18V0MZ04  
 Change PR117 & PR114 from CS22102FB12 to CS21622FB17  
 Change PR116 & PR113 from CS24022FB13 to CS23012FB16 01/10

Change PR20 from P/N: CS21503D900 to P/N: CS22493F945




Change PQ33 from P/N: BAM41190005 to P/N: BAM41080005.

Change PL20 and PL21 from DC+45Q0M000 to CV+18V0MZ04  
 Change PR117 & PR114 from CS22102FB12 to CS21622FB17  
 Change PR116 & PR113 from CS24022FB13 to CS23012FB16 01/10


Change PQ33 from P/N: BAM41190005 to P/N: BAM41080005.

**PROJECT : ED5**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>CPU CORE MAX8760</b>	2A
Date:	Monday, April 10, 2006	Sheet 30 of 34




D3A:Remove Jump  
+1.8VSUS



$$V_{OUT} = (1 + PR82 / PR81) * 1.5$$



$$\begin{aligned} V_{out} &= 1.25(1 + R1/R2) \\ &= 1.25(1 + 44K/100K) \\ &= 1.8V \end{aligned}$$




Change PU10 from P/N: AL004800003 to P/N: AL000488013.

ECN 2A  
CHANGE PC92 AND PC93 FROM CC1206 TO C0805  
QCI P/N: CH6102M9A01

D3A:Remove Jump  
+0.9V\_VTER





D3A:Modify circuit and Layout, update BOM, too

