


- 01\_Block Diagram
- 02\_System Setting
- 04\_CPU-YONAH(HOST)
- 05\_CPU-YONAH(PWR)
- 07\_NB-945GM(HOST)
- 08\_NB-945GM(DMI & CFG)
- 09\_NB-945GM(GRAPHIC)
- 10\_NB-945GM(DDR2)
- 11\_NB-945GM(PWR)
- 12\_NB-945GM(PWR2)
- 13\_NB-945GM(GND)
- 15\_SB-ICH7M(1)
- 16\_SB-ICH7M(2)
- 17\_SB-ICH7M(3)
- 18\_SB-ICH7M(PWR)
- 20\_DDR2 SO-DIMM0
- 21\_DDR2 SO-DIMM1
- 22\_DDR2 TERMINATION
- 32\_CRT
- 33\_LVDS & INVERTER CONNECTOR
- 35\_TV OUT CONN
- 37\_THER SENSOR & FAN
- 39\_CLOCK GEN-ICS954310
- 41\_SWITCH
- 42\_DISCHARGE
- 44\_LAN-RTL8110SBL
- 45\_MDC&RJ45&RJ11
- 47\_MINI CARD
- 49\_CARD1394-R5C832(1)
- 50\_CARD1394-R5C832(2)
- 51\_4 in 1 CARD READER
- 52\_NEWCARD
- 54\_PORT BAR
- 56\_CODEC-ALC882
- 57\_AUDIO AMP & JCAK
- 59\_EC-IT8510E
- 60\_Touch Pad & KB
- 62\_USB CONN
- 64\_ISA ROM
- 66\_LED
- 68\_DC & BAT IN
- 70\_Debug CONN.
- 72\_SATA-HDD & ODD
- 74\_SREW HOLE
- 76\_TPM
- 78\_BT
- 80\_POWER\_VCORE
- 81\_POWER\_SYSTEM\_+3VO & +5VO
- 82\_POWER\_I/O\_1.5VS & 1.15VS
- 83\_POWER\_I/O\_DDR & VTT
- 84\_POWER\_I/O\_+3VAO & +2.5VS
- 87\_POWER\_CHARGER
- 89\_POWER\_DETECT
- 90\_POWER\_PROTECT
- 91\_POWER\_LOAD SWITCH
- 92\_POWER\_FLOWCHART
- 93\_POWER\_SIGNAL
- 94\_History (1)
- 95\_History (2)



# EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Default	EC Default
32	PWM0/GPA0	/			GPI
33	PWM1/GPA1	FAN_PWM	O	H	GPI
36	PWM2/GPA2	CLK_PWRSERVE#	O	H	GPI
37	PWM3/GPA3	/	I		GPI
38	PWM4/GPA4	CHG_LED_UP#	O	H	GPI
39	PWM5/GPA5	PWR_LED_UP#	O	H	GPI
40	PWM6/GPA6	/	O		GPI
43	PWM7/GPA7	LCD_BACKOFF#	O	H	GPI
153	RXD/GPB0	NUM_LED	O	L	GPI
154	TXD/GPB1	CAP_LED	O	L	GPI
162	GPB2	SCRLED	O	L	GPI
163	SMCLK0/GPB3	SMB0_CLK	SMCLK0		GPI
164	SMDAT0GPB4	SMB0_DAT	SMDAT0		GPI
5	GA20/GPB5	A20GATE	GA20		GPO
6	KBRST#GPB6	RC_IN#	KBRST#		KBRST#
165	GPB7	/	I		GPI
47	CLKOUT/GPC0	/	O		GPI
169	SMCLK1/GPC1	SMB1_CLK	SMCLK1		GPI
170	SMDAT1/GPC2	SMB1_DAT	SMDAT1		GPI
171	GPC3	MAIL_LED	O	L	GPI
172	TMRI0/WUI2/GPC4	AC_OK#	I		GPI
175	GPC5	OP_SD#	O	H	GPI
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I	H	GPI
1	CK32KOUT/GPC7	/			GPI
26	R11#WUI0/GPD0	SUSB#	I		GPI
29	R12#WUI1/GPD1	SUSC#	I		GPI
30	LPCRST#WUI4/GPD2	PLT_RST#	LPCRST		LPCRST
31	ECSC#GPD3	EXT_SC#	ECSC#	H	GPI
41	GPD4	RF_ON_SW#	O	H	GPI
42	GINT/GPD5	/			GPI
62	TACH0/GPD6	FAN0_TACH	TACH0		GPI
63	TACH1/GPD7	/			GPI
87	ADC4/GPE0	DISTP_SW#	I		GPI
88	ADC5/GPE1	/			GPI
89	ADC6/GPE2	EMAIL_SW#	I		GPI
90	ADC7/GPE3	EXPLORE_SW#	I		GPI
2	PWRSW/GPE4	PWR_SW#	PWRSW		GPI
44	WUI5/GPE5	/			GPI
24	LPCPD#WUI6/GPE6	LID_EC#	I		GPI
25	CLKRUN#WUI7/GPE7	/			GPI
110	PS2CLK0/GPF0	/			GPI
111	PS2DAT0/GPF1	/			GPI
114	PS2CLK1/GPF2	/			GPI
115	PS2DAT1/GPF3	/			GPI
116	PS2CLK2/GPF4	TP_CLK	PS2CLK2		GPI
117	PS2DAT2/GPF5	TP_DAT	PS2DAT2		GPI
118	PS2CLK3/GPF6	/			GPI
119	PS2DAT3/GPF7	INTERNET#	I		GPI
113	FA16/GPG0	FA16	FA16		GPI
112	FA17/GPG1	FA17	FA17		GPI
104	FA18/GPG2	FA18	FA18		GPI
103	FA19/GPG3	/			GPI
3	FA20/GPG4	THRM_CPU#	I	H	GPI
4	FA21/GPG5	/			GPI
27	LPC80HL/GPG6	PMTHERM#	O	H	GPI
28	LPC80LL/GPG7	AC_APP_UC#	I	H	GPI

Pin	Pin Name	Signal Name	Type	Default
48	GPH0	VSUS_ON	O	L
54	GPH1	VSUS_GD#	I	H
55	GPH2	CPUPWR_GD#	I	H
69	GPH3	PM_PWRBTN#	O	H
70	GPH4	SUSC_ON	O	L
75	GPH5	SUSB_ON	O	L
76	GPH6	CPU_VRON	O	L
105	GPH7	PM_RSMRST#	O	L
148	GPI0	ICH7_PWROK	O	L
149	GPI1	/	O	
152	GPI2	MCHOK	I	L
155	GPI3	CHG_EN#	O	H
156	GPI4	PRECHG	O	L
168	GPI5	BAT_LL#	O	H
174	GPI6	BAT_LEARN	O	L
93	ADC8	KID0	I	
94	ADC9	KID1	I	
101	DAC2	BL_PWM_DA	O	
102	DAC3	BATSEL_2P#	O	

# ICH7-M GPIO SETTING



Pin	Pin Name	Signal Name	Type	Power_Well	Default
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	Core(To:3.3V)	GPI
C8	GPIO01/REQ5#	PCL_REQ#5	I/O	Core(To:5V)	GPI
G8	GPIO02/PIRQE#	PCL_INTE#	I(OD)	Core(To:5V)	GPI
F7	GPIO03/PIRQF#	PCL_INTF#	I(OD)	Core(To:5V)	GPI
F8	GPIO04/PIRQG#	PCL_INTG#	I(OD)	Core(To:5V)	GPI
G7	GPIO05/PIRQH#	PCL_INTH#	I(OD)	Core(To:5V)	GPI
AC21	GPIO06	NC	I/O	Core(To:3.3V)	GPI
AC18	GPIO07	WLAN_BT_LED_EN#	I	Core(To:3.3V)	GPI
E21	GPIO08	EXTSM#	I	SUS(To:3.3V)	GPI
E20	GPIO09	SATA_DET#0	I/O	SUS(To:3.3V)	GPI
A20	GPIO10	WLAN_ON#	O	SUS(To:3.3V)	GPI
B23	SMBALERT#GPIO11	SMB_ALERT#	I/O	SUS(To:3.3V)	Native
F19	GPIO12	KBC_SC#	I	SUS(To:3.3V)	GPI
E19	GPIO13	TP	I/O	SUS(To:3.3V)	GPI
R4	GPIO14	NC	I/O	SUS(To:3.3V)	GPI
E22	GPIO15	CB_SD#	I/O	SUS(To:3.3V)	GPI
AC22	GPIO16/DPRSLPVR	PM_DPRSLPVR	O	Core(To:3.3V)	Native
D8	GPIO17/GNT5#	PCL_GNT#5	I/O	Core(To:3.3V)	GPO
AC20	GPIO18/STP_PC#	STP_PC#	O	Core(To:3.3V)	GPO
AH18	GPIO19/SATA1GP	NC	O	Core(To:3.3V)	GPI
AF21	GPIO20/STP_CPU#	STP_CPU#	O	Core(To:3.3V)	GPO
AE19	GPIO21/SATA0GP	NC	I/O	Core(To:3.3V)	GPI
A13	GPIO22/REQ4#	PCL_REQ#4	I/O	Core(To:3.3V)	Native
AA5	LDRQ1#GPIO23	TP	I/O	Core(To:3.3V)	Native
R3	GPIO24	NC	I/O	SUS(To:3.3V)	GPO
D20	GPIO25	NC	I/O	SUS(To:3.3V)	GPO
A21	GPIO26/EL_RSVD	NC	I/O	SUS(To:3.3V)	GPO
B21	GPIO27/EL_STATE0	PD_DET#	I/O	SUS(To:3.3V)	GPO
E23	GPIO28/EL_STATE1	NC	I/O	SUS(To:3.3V)	GPO
C3	GPIO29/OC#5	USB_OC#5	I/O	SUS(To:3.3V)	Native
A2	GPIO30/OC#6	NEWCARD_OC#	I	SUS(To:3.3V)	Native
B3	GPIO31/OC#7	USB_OC#7	I/O	SUS(To:3.3V)	Native
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	Core(To:3.3V)	GPO
AC19	GPIO33/AZ_DOCK_EN#	BT_ON#	O	Core(To:3.3V)	GPO
U2	GPIO34/AZ_DOCK_RST#	NC	I/O	Core(To:3.3V)	GPO
AD21	GPIO35	NC	I/O	Core(To:3.3V)	GPO
AH19	GPIO36/SATA2GP	NC	I/O	Core(To:3.3V)	GPI
AE19	GPIO37/SATA3GP	PCB_ID0	I	Core(To:3.3V)	GPI
AD20	GPIO38	PCB_ID1	I	Core(To:3.3V)	GPI
AE20	GPIO39	PCB_ID2	I	Core(To:3.3V)	GPI
A14	GNT4#GPIO48	PCL_GNT#4	I/O	Core(To:3.3V)	Native
AG24	GPIO49/CPUPWRGD	H_PWRGD	O	V_CPU_IO	Native

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
Thermal Sensor	01001100 ( 4C )


PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	B
1394	AD17	0	A
LAN	AD23	2	C

0407\_1445



		Title : <Title>	
ASUSTek Computer INC.		Engineer: Mike Lee	
Size	Project Name	Rev	2.0G
Custom	S96F		
Date: Friday, April 07, 2006	Sheet	2	of 96






**AGTL+ I/O Voltage Reference**



**CPU Debug Port**



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



**Layout Note:**  
 Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".  
 Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".  
 Comp[3:0] at least 25 mils away from any other toggling signal.  
 27.4 ohm connects with an ~18mil wide trace to comp0.  
 54.9 ohm connect with 5mil-wide to comp1

0407\_1445

**ASUS** Title : CPU-YONAH(HOST)  
 ASUSTek COMPUTER INC. Engineer: Mike Lee

Size: Project Name  
 Custom: S96F  
 Date: Friday, April 07, 2006 Sheet 4 of 96

**CPU +VCCORE  
Bulk-Decoupling  
Capacitors**


**CPU +VCCORE  
Mid-Frequency  
Capacitors**

Place these upper side inside socket cavity on L1.

Place these lower side inside socket cavity on L1.

Place these upper side inside socket cavity on L8.


Place these lower side inside socket cavity on L8.



**CPU +VCCP  
Decoupling  
Capacitors**


**CPU +VCCA  
Decoupling  
Capacitors**

- +VCCORE Mid-Frequency Capacitor  
Intel: 22UF \*32  
R1F: 10UF \*16
- +VCCP Decoupling Capacitor  
Intel: 270UF \*1, 0.1UF \*6  
R1F: 220UF \*1, 0.1UF \*4




0407\_1445

<b>ASUS</b>		<b>Title : CPU_YONAH(PWR)</b>	
ASUSTek COMPUTER INC. NB1		Engineer: Mike Lee	
Size Custom	Project Name <b>S96F</b>	Rev 2.0G	
Date: Friday, April 07, 2006	Sheet 5	of 96	



**RCOMP**

For Calibrating the FSB I/O Buffer




**SCOMP**

For Slew Rate Compensation on the FSB




**Voltage Swing**

For Providing a Reference Voltage to The FSB RCOMP circuits



**AGTL+ I/O Voltage Reference**



Layout Note:  
0.1uF should be placed 100mils or less from GMCH pin.

Signal voltage level =  
0.3125\*VCCP  
Trace should be 10 mil wide  
with 20 mil spacing

0407\_1445


<b>ASUS</b>		<b>Title : NB-945GM(HOST)</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	7	of 96



**GMCH Strapping**

**CFG5 : DMI Strap**

0 = DMI x2  
1 = DMI x4 (D)




**CFG[13:12] : GMCH Test Mode**

00 = Partial CLK Gating Disable  
01 = XOR Mode Enable  
10 = All Z Mode Enable  
11 = Normal Operation (D)

**CFG7 : CPU Strap**

0 = DT/Transportable CPU  
1 = Mobile CPU (D)




**CFG15 : ICH RESET Disable**

0 = ICH Reset Disable  
1 = Normal Operation (D)




**CFG9 : PCIE Graphic Lane**

0 = Reverse Lane  
1 = Normal Operation (D)




**CFG16 : FSB Dynamic ODT**

0 = Dynamic ODT Disable  
1 = Dynamic ODT Enable (D)




**CFG10 : HOST PLL VCO Select**

0 = Reserved  
1 = Mobility (D)




**CFG18 : VCC Select**

0 = 1.05V (D)  
1 = 1.5V




**CFG11 : PSB 4x CLK Enable**

0 = 4x Enable  
1 = 8x Enable (D)




**CFG19 : DMI Lane Reversal**

0 = Normal Operation (D)  
1 = Lanes Reversed





Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




Layout Note:  
Route as short as possible




0407\_1445

<b>ASUS</b>		<b>Title : NB-945GM(DMI &amp; CFG)</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006		Sheet	8 of 96







**LVDS**  
**PCI-EXPRESS GRAPHICS**  
**TV**  
**VGA**

EXP_A_COMPI	D40	
EXP_A_COMPO	D38	
EXP_A_RXN_0	F34	X
EXP_A_RXN_1	G38	X
EXP_A_RXN_2	H34	X
EXP_A_RXN_3	J38	X
EXP_A_RXN_4	L34	X
EXP_A_RXN_5	M38	X
EXP_A_RXN_6	N34	X
EXP_A_RXN_7	P38	X
EXP_A_RXN_8	R34	X
EXP_A_RXN_9	T38	X
EXP_A_RXN_10	V34	X
EXP_A_RXN_11	W38	X
EXP_A_RXN_12	X34	X
EXP_A_RXN_13	AA38	X
EXP_A_RXN_14	AB34	X
EXP_A_RXN_15	AC38	X
EXP_A_RXP_0	D34	X
EXP_A_RXP_1	F38	X
EXP_A_RXP_2	G34	X
EXP_A_RXP_3	H38	X
EXP_A_RXP_4	J34	X
EXP_A_RXP_5	L38	X
EXP_A_RXP_6	M34	X
EXP_A_RXP_7	N38	X
EXP_A_RXP_8	P34	X
EXP_A_RXP_9	R38	X
EXP_A_RXP_10	T34	X
EXP_A_RXP_11	V38	X
EXP_A_RXP_12	W34	X
EXP_A_RXP_13	X38	X
EXP_A_RXP_14	AA34	X
EXP_A_RXP_15	AB38	X
EXP_A_TXN_0	F36	X
EXP_A_TXN_1	G40	X
EXP_A_TXN_2	H36	X
EXP_A_TXN_3	J40	X
EXP_A_TXN_4	L36	X
EXP_A_TXN_5	M40	X
EXP_A_TXN_6	N36	X
EXP_A_TXN_7	P40	X
EXP_A_TXN_8	R36	X
EXP_A_TXN_9	T40	X
EXP_A_TXN_10	V36	X
EXP_A_TXN_11	W40	X
EXP_A_TXN_12	X36	X
EXP_A_TXN_13	AA40	X
EXP_A_TXN_14	AB36	X
EXP_A_TXN_15	AC40	X
EXP_A_TXP_0	D36	X
EXP_A_TXP_1	F40	X
EXP_A_TXP_2	G36	X
EXP_A_TXP_3	H40	X
EXP_A_TXP_4	J36	X
EXP_A_TXP_5	L40	X
EXP_A_TXP_6	M36	X
EXP_A_TXP_7	N40	X
EXP_A_TXP_8	P36	X
EXP_A_TXP_9	R40	X
EXP_A_TXP_10	T36	X
EXP_A_TXP_11	V40	X
EXP_A_TXP_12	W36	X
EXP_A_TXP_13	X40	X
EXP_A_TXP_14	AA36	X
EXP_A_TXP_15	AB40	X



0407\_1445

<b>ASUS</b>		<b>Title : NB-945GM(GRAPHIC)</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	9	of 96



QG82945GM

QG82945GM

0407\_1445




**ASUS** Title : NB-945GM(DDR2)

ASUSTeK COMPUTER INC. Engineer: Mike Lee

Size	Project Name	Rev
Custom	S96F	2.0G


Date: Friday, April 07, 2006 Sheet 10 of 96





0407\_1445

<b>ASUS</b>		<b>Title : NB-945GM(PWR)</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	11	of 96





0407\_1445

**ASUS** Title : NB-945GM(PWR2)


ASUSTek COMPUTER INC. Engineer: Mike Lee




Size	Project Name	Rev
Custom	S96F	2.0G
Date: Friday, April 07, 2006	Sheet 12	of 96



0407\_1445

<b>ASUS</b>		<b>Title : NB-945PM(GND)</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	13	of 96





06/03/31 Add C803-805, and need to be closed ICH7M

<http://laptop-motherboard-schematic.blogspot.com/>


0407\_1445

**ASUS** Title : SB-ICH7M(2)






ASUSTek COMPUTER INC. Engineer: Mike Lee

Size	Project Name	Rev
Custom	S96F	2.0G



Date: Friday, April 07, 2006 Sheet 16 of 96



05/12/30, refer Z96J R1.01 to delete and change net name from VRMPWRGD to VRM\_PWRGD.



PCB\_VID3 : PROJECT CODE




05/12/30, refer Z96J R1.01

0407\_1445

<b>ASUS</b>		Title : SB-ICH7M(3)	
ASUSTek COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	17	of 96





U3E		
A4	Vss1	Vss98
A23	Vss99	R1
B1	Vss3	Vss100
B8	Vss4	R11
B11	Vss101	R12
B14	Vss5	Vss102
B17	Vss6	R13
B20	Vss7	R14
B26	Vss8	R15
B28	Vss103	R16
B29	Vss104	R17
B32	Vss9	Vss105
B38	Vss10	R18
C2	Vss11	T6
C6	Vss12	T12
C27	Vss13	Vss110
D10	Vss14	T13
D18	Vss15	T14
D21	Vss16	T15
D24	Vss17	T16
E1	Vss18	Vss111
E2	Vss19	Vss112
E4	Vss20	Vss113
E8	Vss21	Vss114
F3	Vss22	Vss115
F4	Vss23	Vss116
F4	Vss24	Vss117
F5	Vss25	Vss118
F12	Vss26	Vss119
F28	Vss27	Vss120
G1	Vss28	Vss121
G2	Vss29	Vss122
G5	Vss30	Vss123
G6	Vss31	Vss124
G9	Vss32	Vss125
G14	Vss33	Vss126
G18	Vss34	Vss127
G21	Vss35	Vss128
G24	Vss36	Vss129
G25	Vss37	Vss130
G26	Vss38	Vss131
H3	Vss39	Vss132
H4	Vss40	Vss133
H5	Vss41	Vss134
H24	Vss42	Vss135
H27	Vss43	Vss136
H28	Vss44	Vss137
J1	Vss45	Vss138
J2	Vss46	Vss139
J5	Vss47	Vss140
J24	Vss48	Vss141
J25	Vss49	Vss142
J26	Vss50	Vss143
K24	Vss51	Vss144
K27	Vss52	Vss145
K28	Vss53	Vss146
L13	Vss54	Vss147
L15	Vss55	Vss148
L24	Vss56	Vss149
L25	Vss57	Vss150
L26	Vss58	Vss151
M3	Vss59	Vss152
M4	Vss60	Vss153
M5	Vss61	Vss154
M6	Vss62	Vss155
M12	Vss63	Vss156
M13	Vss64	Vss157
M14	Vss65	Vss158
M15	Vss66	Vss159
M16	Vss67	Vss160
M17	Vss68	Vss161
M24	Vss69	Vss162
M27	Vss70	Vss163
M28	Vss71	Vss164
N1	Vss72	Vss165
N2	Vss73	Vss166
N5	Vss74	Vss167
N6	Vss75	Vss168
N11	Vss76	Vss169
N12	Vss77	Vss170
N13	Vss78	Vss171
N14	Vss79	Vss172
N15	Vss80	Vss173
N16	Vss81	Vss174
N17	Vss82	Vss175
N18	Vss83	Vss176
N24	Vss84	Vss177
N25	Vss85	Vss178
N26	Vss86	Vss179
N27	Vss87	Vss180
P3	Vss88	Vss181
P4	Vss89	Vss182
P12	Vss90	Vss183
P13	Vss91	Vss184
P14	Vss92	Vss185
P15	Vss93	Vss186
P16	Vss94	Vss187
P17	Vss95	Vss188
P24	Vss96	Vss189
P27	Vss97	Vss190
		Vss191
		Vss192
		Vss193
		Vss194

0407\_1445

**Title : SB-ICH7M(PWR)**



ASUSTeK COMPUTER INC. **Engineer: Mike Lee**

Size	Project Name	Rev
Custom	S96F	2.0G

Date: Friday, April 07, 2006 Sheet 18 of 96



M\_A\_DQ[63:0] 10

REV Type



M\_B\_DQ[63:0] 10

STD Type






0407\_1445

**ASUS** Title : DDR2 SO-DIMM1

ASUSTeK COMPUTER INC. NB1 Engineer: Mike Lee



Size	Project Name	Rev
Custom	S96F	2.0G

Date: Friday, April 07, 2006 Sheet 21 of 96




0407\_1445

<b>ASUS</b>		<b>Title : DDR2 TERMINATION</b>	
ASUSTek COMPUTER INC. NB1		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	22	of 96



Add CRT DDC Power / Fuse and Diode, 05/12/22

Deleted 2N7002, 05/12/22




PLACE ESD Diodes near VGA port

06/03/03 change HSYNC/VSYNC ESD power rail from +5v to +3v


# LCD Backlight Control

## LCD Power

Cable Requirement:  
 Impedence: 100 ohm +/- 10%  
 Length Mismatch <= 10 mils  
 Twisted Pair(Not Ribbon)  
 Maximum Length <= 16"





# LCD LVDS Interface



06/03/09 Change  
 CON5 to  
 12G17001030P



## INVERTER Interface/Speaker CONN.

BIOS  
**BACK\_OFF#**:When user push "Fn+F7"  
 button, BIOS active this pin to  
 turn off back light.



LCD NUT(3.0mm) \*1

05/12/30 refer Z96J R1.01 to  
 remove HW pannel ID setting



R1.01 change  
 connector

0407\_1445

**Title :LVDS & INVERTER**


ASUSTek COMPUTER INC Engineer: **Mike Lee**

Size	Project Name	Rev
Custom	<b>S96F</b>	2.0G


Date: Friday, April 07, 2006 Sheet 33 of 96





# TV OUT



PLACE ESD Diodes near TV port




- 2005/12/29
1. ADD FAR END TERMINATOR RESISTOR 150R.
  2. CHANGE FILTER CAP TO 5.6PF



0407\_1445

<b>ASUS</b>		<b>Title : TV OUT &amp; DVI CON.</b>	
ASUSTek COMPUTER INC		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006		Sheet 35 of 96	

## Thermal Sensor






Route H\_THERMDA and H\_THERMDC on the same layer

-----OTHER SIGNALS  
 15 mils  
 =====GND  
 10 mils  
 =====H\_THERMDA(10 mils)  
 10 mils  
 =====H\_THERMDC(10 mils)  
 10 mils  
 =====GND  
 15 mils  
 -----OTHER SIGNALS

Avoid FSB,Power


## DC FAN Control



CPU FAN will be forced on:  
 1) Thermal Sensor Over-temperature  
 2) WATCHDOG asserted by EC



0407\_1445

<b>ASUS</b>		Title : THER SENSOR & FAN	
ASUSTek COMPUTER INC.		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	S96F	2.0G	
Date: Friday, April 07, 2006	Sheet 37 of 96		





In Intel CK-410M CRB schematics:  
 R127, R132 use 2.2 Ohm and R128  
 uses 1 Ohm.

**Latched Input Select**




**PIN 17,18 Latched Input Select**









Pin 5,9,32,33,34 : Internal Pull-Up  
 Pin 64: Internal Pull-Down

**Reserved for Debug & Experiment**






BCLK	FSB	BSEL	L	BSEL	L	H
133	533	L	L	L	H	H
166	667	L	H	H	H	H






06/03/09 Change  
 SW1-4, SW6-7 to  
 12G09103004P

**SHUT\_DOWN#  
 / RESET#**



0407\_1445

<b>ASUS</b>		<b>Title : Power on &amp; Res Freq</b>	
ASUSTek COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	41	of 96




0407\_1445

<b>ASUS</b>		<b>Title : DISCHARGE &amp; EMI CAP</b>	
ASUSTek COMPUTER INC. NB1		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	42	of 96

PCI Device	IDSEL#	REQ/GNT#	Interrupts
LAN	AD23	2	C

	RTL8100C	RTL8110S Flora	RTL8110SB	
AVDDH	N/A	3.3AVDD	3.3AVDD	PIN 10/120
V_12P	2.5AVDD	N/A	3.3AVDD	PIN 12
AVDDL	3.3AVDD	2.5AVDD	2.5AVDD	PIN 3/7/20/16
V_DAC	N/A	2.5AVDD	2.5AVDD	
DVDD	2.5VDD	1.8VDD	1.2VDD	PIN 24/32/45/54/64 /78/99/110/116
DVDD_A	N/A	1.8AVDD	1.2AVDD	PIN 126








0407\_1445

<b>ASUS</b>		<b>Title: LAN RTL8110SBL</b>	
ASUSTeK COMPUTER INC		Engineer: <b>Mike Lee</b>	
Size	Project Name		Rev
Custom	<b>S96F</b>		2.0G
Date: Friday, April 07, 2006		Sheet	44 of 96




MDC CONN.




0407\_1445


		Title : RJ45&RJ11
ASUSTeK COMPUTER INC.		Engineer: Mike Lee
Size	Project Name	Rev
Custom	S96F	2.0G
Date: Friday, April 07, 2006	Sheet	45 of 96



2006/03/31




MINI CARD NUT(4.2mm) \*2



0407\_1445


<b>ASUS</b>		<b>Title : MINICARD</b>	
ASUSTek COMPUTER INC.		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet 47	of 96	



PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	B
1394	AD17	0	A


0407\_1445

**ASUS** Title : CARD1394-R5C832(1)  
 ASUSTek COMPUTER INC. MB6 Engineer: Mike Lee  
 Size Project Name  
 Custom S96F Rev 2.0G  
 Date: Friday, April 07, 2006 Sheet 49 of 96




0407\_1445



<b>ASUS</b>		<b>Title : CARD1394-R5C832(2)</b>	
ASUSTek COMPUTER INC. MB6		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	50	of 96





- SD/MS\_DAT3 50
- SD/MS\_DAT2 50
- SD/MS\_DAT1 50
- SD/MS\_DAT0 50



- SDCMD\_MSBS 50
- SDWP# 50
- SDCD# 50
- MSCD# 50
- SD/MSCLK 50
- SD/MS\_PWR 50






Solve MS Duo Adaptor short problem




0407\_1445

		<b>Title 4 in 1 CARD READER</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size A3	Project Name <b>S96F</b>	Rev 2.0G	
Date: Friday, April 07, 2006	Sheet	51	of 96






**!! ExpressCard Standard 1.0:**  
 Change Pin7 from RESERVED to SMBCLK  
 Change Pin8 from SMBCLK to SMBDATA  
 Change Pin9 from SMBDATA to +1.5V



**NewCard Header**







**NewCard Ejecter**



0407\_1445


<b>ASUS</b>		<b>Title : NEWCARD</b>	
ASUSTek COMPUTER INC. NB1		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	52	of 96










0407\_1445

<b>ASUS</b>		<b>Title : ESATA</b>	
ASUSTek COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name	Rev	
A3	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	54	of 96









GAIN1	GAIN0	Gain
0	0	6db
0	1	10db
1	0	15.6db
1	1	21.6db




To Internal Speaker Connector



0407\_1445

**Title : AUDIO AMP & JACK**  
 ASUSTeK COMPUTER INC. NB1 Engineer: **Mike Lee**  
 Size Project Name  
 Custom **S96F** Rev 2.0G  
 Date: Friday, April 07, 2006 Sheet 57 of 96



Battery  
Thermal  
Sensor

for Keyboard ID

$$tD=0.69 * 10^6 * CD \text{ (sec)} = 6.9 \text{ ms}$$

06/01/23

05/12/30 refer 296J R1.01

06/01/23

06/01/23

HW STRAP  
FOR  
S96F

4047\_1445


**ASUS** Title : EC-IT8510E

ASUSTek COMPUTER INC. NB1 Engineer: Mike Lee


Size Project Name  
Custom S96F

Date: Friday, April 07, 2006 Sheet 59 of 96


# For Touch-Pad











# For Keyboard



05/12/29 ESD DIODE PIN SWAPPED



<b>ASUS</b>		<b>Title : Touch Pad &amp; KB</b>	
ASUSTeK COMPUTER INC. MB6		Engineer: <b>Mike Lee</b>	
Size A4	Project Name <b>S96F</b>	Rev 2.0G	
Date: Friday, April 07, 2006		Sheet	60 of 96



0407\_1445


<b>ASUS</b>		<b>Title : USB CONN</b>	
ASUSTek COMPUTER INC		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	62	of 96

# ISA ROM

## EC Hardware Strapping

### FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset




### FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switching to Parallel Port Interface for In-System Programming



### FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS




0407\_1445

<b>ASUS</b>		Title :ISA ROM	
ASUSTek COMPUTER INC. NB1		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	S96F	2.0G	
Date: Friday, April 07, 2006	Sheet	64	of 96




# For LED


## For SATA/IDE LED








## for Num Lock




## for Cap. Lock




## for Scroll Lock




## For POWER LED








## For BATTERY LED



## for email




## For WireLess LED



0407\_1445


<b>ASUS</b>		Title : LED	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	S96F	2.0G	
Date: Friday, April 07, 2006	Sheet	66	of 96

**DC IN**




remove AC DC detect; no need

**BAT IN**




**Without Battery & Pull out Adapter**



0407\_1445

<b>ASUS</b>		<b>Title : DC &amp; BAT IN</b>	
ASUSTek COMPUTER INC. NB1		Engineer: <i>Mike Lee</i>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet	68	of 96































*For Debug*



0407\_1445

		Title : Debug CONN.	
ASUSTeK COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	S96F	2.0G	
Date:	Friday, April 07, 2006	Sheet	70 of 96







0407\_1445

		Title : SCREW HOLE	
ASUSTek COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	S96F	2.0G	
Date: Friday, April 07, 2006	Sheet	74	of 96

For TPM Module




TPM MODULE NUT(3.0mm) \*1



0407\_1445

<b>ASUS</b>		<b>Title : TPM</b>	
ASUSTek COMPUTER INC		Engineer: <i>Mike Lee</i>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet 76	of 96	

**For Bluetooth**




**For Side SW**



0407\_1445

<b>ASUS</b>		<b>Title : Blue Tooth</b>	
ASUSTek COMPUTER INC		Engineer: <b>Mike Lee</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006	Sheet 78	of 96	





59 CPU\_VRON  $\Rightarrow$  10mil 1 2 10mil  
**CPU\_VRON = 1, Vcore Regulator Enabled**

8.17 PM\_DPRSPLVVR  $\Rightarrow$  10mil 1 2 10mil  
**PM\_DPRSPLVVR = 1, CPU Deeper Sleep Mode is enabled**

17.39 STP\_CPU#  $\Rightarrow$  10mil 1 2 10mil  
**STP\_CPU# = 0, CPU is in Deeper Sleep Mode**

39 CLK\_EN#  $\Rightarrow$  10mil 1 2 10mil  
**CLK\_EN# = 0, Enable Clock Gen To Clock Gen**

8.17.59.90 VRM\_PWRGD  $\Rightarrow$  10mil 1 2 10mil  
**VRM\_PWRGD = 1, Vcore Power OK To N/B**

4 PM\_PSI#  $\Rightarrow$  10mil 1 2 10mil  
**PS# = 0, Light Load (1-phase) From CPU**

59.82 MCH\_OK  $\Rightarrow$  10mil 1 2 10mil  
**MCH\_OK = 1, N/B Core Power & VCCP Power are OK From +1.5V Regulator**

VCC\_PRM 10KOhm 1%  
 From CPU; for CPU remote sense

VSSSENSE  
 From CPU; for CPU remote sense  
 Put PJP5000 & PJP5001 close to CPU

OCp Set : PR5030  
 AC Transient : PC5028 & PC5029  
 Loadline Droop : PR5050 & PR5049

PC5028 & PC5029 for Transient Response

Close to Phase 1 Inductor

PT6130	TPC28T	VR_VID0	1	1	PR5001	Do Not Stuff
PT6131	TPC28T	VR_VID1	1	1	PR5002	Do Not Stuff
PT6132	TPC28T	VR_VID2	1	1	PR5003	Do Not Stuff
PT6133	TPC28T	VR_VID3	1	1	PR5004	Do Not Stuff
PT6134	TPC28T	VR_VID4	1	1	PR5006	Do Not Stuff
PT6135	TPC28T	VR_VID5	1	1	PR5008	Do Not Stuff
PT6136	TPC28T	VR_VID6	1	1	PR5010	Do Not Stuff

VR_VID6	48
VR_VID5	47
VR_VID4	46
VR_VID3	45
VR_VID2	44
VR_VID1	43
VR_VID0	42
VR_ON	41
VR_PON	40
DPRSPLVVR	39
DPRSTP#	38
CLK	37
PSI#	36
PGOOD	35
PSW	34
MCH_PWOK	33
RBIAS	32
VR_TT#	31
NTC	30
SOFT	29
OCSET	28
VW	27
COMP	26
FB	25
FB2	24
NC	23
BOOT2	22
BOOT1	21
VCORE_HG1	20
VCORE_HG2	19
VCORE_PHASE1	18
VCORE_PHASE2	17
VCORE_LG1	16
VCORE_LG2	15
VCORE_SS	14
VCORE_OCSET	13
VCORE_FS	12
VCORE_COMP	11
VCORE_FB	10
VCORE_VDIFF	9
VCORE_VDD	8
VCORE_VIN	7
VSUM	6
DR0OP	5
DR0OP_FB	4
DR0OP	3
VDIFF	2
VDIFF	1

Net	Width	Net	Width
VR_VID0 - VR_VID6	10mil	DROOP & DROOP_FB	10mil
VR_ON & PSI# & RBIAS	10mil	VCC_PRM & VSUM	10mil
DPRSPLVVR & DPRSTP#	10mil	ISEN1 & ISEN2	10mil
VCORE_PWRGD	10mil	VCORE_VDD & _VIN	25mil
MCH_PWOK	10mil	VCORE_BOOT1	25mil
VR_TT# & NTC	15mil	VCORE_BOOT2	25mil
VCORE_SS & _OCSET	15mil	VCORE_HG1 & _HG2	25mil
VCORE_FS & _COMP	15mil	VCORE_LG1 & _LG2	25mil
VCORE_FB & _FB2	15mil	VCORE_PHASE1	Shape
VCORE_VDIFF	15mil	VCORE_PHASE2	Shape
VCORE_VCCSENSE	10mil	VCORE_SUR1 & _SUR2	Shape
VCORE_VSSSENSE	10mil	AC_BAT_SYS	Shape

CPU	Parts	Values
Yonha	PCE5002	220UF/2V
Yonha	PCE5003	11G08D222795
Merom	PCE5006	330UF/2V
Merom	PCE5007	11G08D337791


0407\_1445

**ASUS** Title : POWER\_VCORE


ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	S96F	2.0G

Date: Friday, April 07, 2006 Sheet 80 of 96



Net	Width	Net	Width
3V_5V_DDR#	10mil	AC_BAT_SYS	Shape
3V_5V_EN	10mil	+5VAO	10mil
3V_5V_PWRGD	10mil	+3VO_FB	10mil
3V_5V_VIN	25mil	+3VO_COMP	10mil
+5VO_FB	10mil	+3VO_SS	15mil
+5VO_COMP	10mil	+3VO_BOOT	25mil
+5VO_SS	15mil	+3VO_HG	25mil
+5VO_BOOT	25mil	+3VO_HG_R	25mil
+5VO_HG	25mil	+3VO_LG	25mil
+5VO_HG_R	25mil	+3VO_PHASE	Shape
+5VO_LG	25mil	+3VO_SUR	Shape
+5VO_PHASE	Shape	+3VO_OC	15mil
+5VO_SUR	Shape	+12VSUS_ADJ	10mil
+5VO_OC	15mil	+5VDRV	25mil



0407\_1445

**Title : POWER\_SYSTEM**

ASUSTek COMPUTER INC      **Engineer:**

Size	Project Name	Rev
Custom	<b>S96F</b>	2.0G

Date: Friday, April 07, 2006      Sheet 81 of 96




**+1.05VO / 10A**

**+1.5VO / 6.5A**

**+1.5VO for NB, SB, CPU VCCA**

**+1.5VS**

2006/03/08 EMI solution




Net	Width	Net	Width
1.05V_1.5V_VCC	25mil	+1.5VO_SS	15mil
1.05V_1.5V_PWRGD	10mil	AC_BAT_SYS	Shape
1.05V_1.5V_VIN	25mil	+1.05VO_EN	10mil
+1.5VO_EN	10mil	+1.05VO_LG	25mil
+1.5VO_LG	25mil	+1.05VO_HG	25mil
+1.5VO_HG	25mil	+1.05VO_PHASE	Shape
+1.5VO_PHASE	Shape	+1.05VO_BOOT	25mil
+1.5VO_BOOT	25mil	+1.05VO_MODSEL	10mil
+1.5VO_MODSEL	10mil	+1.05VO_CS	10mil
+1.5VO_CS	10mil	+1.05VO_FB	10mil
+1.5VO_FB	10mil	+1.05VO_OCSET	25mil
+1.5VO_OCSET	15mil	+1.05VO_SS	15mil
+1.5VO_SUR	Shape	+1.05VO_SUR	Shape

**for NB Core, SB Core, CPU VCCP**  
**VGA Core, VGA +1.2VSP**

0407\_1445

**ASUS** Title :POWER\_UO\_1.5VS & 1.05VS  
 ASUSTek COMPUTER INC Engineer:  
 Size Project Name  
 Custom S96F Rev 2.0S  
 Date: Friday, April 07, 2006 Sheet 82 of 96



VTT\_DDR / 1A

VDDQ / 6.5A





Net	Width	Net	Width
+1.8V_EN	10mil	+1.8V_BOOT	25mil
+1.8V_VO	Shape	+1.8V_COMP	10mil
+0.9V_VO_EN	10mil	+1.8V_HG_R	25mil
+0.9V_VO	Shape	+1.8V_LG_R	25mil
+0.9V_VO_FB	10mil	+1.8V_HG	25mil
+1.8V_VO -> DDQREF	10mil	+1.8V_LG	25mil
VTTREF	15mil	+1.8V_PHASE	Shape
FPWM#	10mil	+1.8V_SUR	Shape
VCCA	10mil	+1.8V_FB	10mil
DDR_PWRGD	10mil	+1.8V_SS	15mil
OC_VDDQ	15mil	AC_BAT_SYS	Shape

+0.9V\_VO  
for System & VGA RAM Terminators

for System & VGA DDR2 RAM

Close to PJP5301 & PJP5302

Close to PJP5304



0407\_1445

**ASUS** Title : POWER\_IO\_+3VA & +2.5V

ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	S96F	2.0G

Date: Friday, April 07, 2006 Sheet 84 of 96

**Setting the Adapter Input Current Limit**  
 Adapter Iin(max) =  $[0.075V/Rsense(Adin)] * [VCLs/VREF]$   
 VCLs = 2.865V  
**Adaptor Max. Current :**  
 PR5714 = 178K; Ilimit = 4.5A; 90W  
 PR5714 = 47K; Ilimit = 3.5A; 65W

**Setting the Charge Voltage**  
 $V_{batt} = Cell * \{ Vref + [(VCTL - 1.8V) / 9.52] \}$   
 VCTL = 1.588V => Vbatt = 4.2V

**Setting the Charge Current**  
 Charge Current Ichg =  $[0.075V/Rsense(CHG)] * [VICTL/3.6V]$   
 Rsense(CHG) = 15m Ohm  
**Pre-Charging Mode :**  
 Precharging current = 148 - 152mA  
 Vicitl = 0.107V - 0.109V

**Battery Cell Selection :**  
 BATSEL\_2P# = 0, 3 Cells; Vicitl = 2.084V  
 => Icharge = 1.6933A  
 BATSEL\_2P# = 0, 6 or 9 Cells; Vicitl = 2.111V  
 => Icharge = 2.9329A

Mode pin : Vmode > 2.8V (try to LDO pin) ----> 4 Cells  
 2.0 > Vmode > 1.6V (floating) ----> 3 Cells  
 0.8 > Vmode (try to GND) ----> Learning mode  
 VICTL < 0.8V or DCIN < 7V --> Charger Disable

MAX8725\_REF : 4.2235V  
 MAX8725\_LDO : 5.4V


59 BATSEL\_2P#  
 BATSEL\_2P# = 0, 3 Cells  
 BATSEL\_2P# = 1, 6 Cells  
 BATSEL\_2P# = 0, 9 Cells

59 PRECHG  
 PRECHG = 1, Pre-Charging Mode  
 Charging Current = 156mA

59 CHG\_EN#  
 CHG\_EN# = 1, Charger Disabled  
 CHG\_EN# = 0, Charger Enabled

59 AC\_OK  
 AC\_OK = 1, Adaptor is present  
 AC\_OK = 0, Adaptor is absent

59 BAT\_LEARN  
 BAT\_LEARN = 1, Battery discharges  
 BAT\_LEARN = 0, charging voltage with 3 time VCTL (3 Cells)




**POWER PATH & BAT\_LEARN**

**Battery Voltage**



REMOVE BATTERY IN DETECT

**+5VLCM / +5VCHG**







## Power Good Detector





0407\_1445

<b>ASUS</b>		<b>Title : POWER_PROTECT</b>	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006		Sheet	90 of 96

## SUSC#\_PWR POWER




## SUSB#\_PWR POWER




0407\_1445

<b>ASUS</b>		<b>Title : POWER_LOAD SWITCH</b>	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.05	
Date: Friday, April 07, 2006		Sheet	91 of 96



0407\_1445

<b>ASUS</b>		<b>Title : POWER_FLOWCHART</b>	
ASUSTek COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006		Sheet	92 of 96



0106

CIRCUIT UPDATED HISTORY

Rev	Date	Description
<b>1.00G</b>	2006/01/10 1430	Initial release, revision 0.1
	2006/01/11 2100	1. Change NB(U2) part number from 02G010009100 to 02G10009205 2. Change SB(U3) part number from 02G010008800 to 02G10007741 3. Change RN77, RN78 signals. 4. Swap EC(U35) pin33/36/37 signals from CLK_PWRSERVE# / T85 / FAN_PWM to FAN_PWM / CLK_PWRSERVE# / T85. 5. Change power circuit page 81, 82, 83, 87 (refer Z96F_R01_0111_P.DSN) 6. Delete T139-T141, T143-T146 7. Swap Network resistor signals for layout routing.
	2006/01/12 0922	1. Swap L84, L108, L115 signals for layout routing. 2. Change power circuit page 84 (refer Z96F_R01_0111_P1.DSN) 3. Delete T142.
	2006/01/13 1509	1. Add C757 for EMI request. 2. Modify page2 EC GPIO setting notice table. 3. Swap Network resistor signals for layout routing. 4. Change PR4724 PU from MAX8725_LDO to +3VA_EC. 5. Remove AC_APR_UC# from U35.28 to U35.172 6. Delete H41-46
	2006/01/14 1301	1. Delete: R413-R415, R417, F3, C508, R534, R303, R305, RN73-RN76, R5732-R5736. 2. NU(not use): C755, R5765, R5766, R5764, R5768, C71, R47, C513, C514, C707,C708, C517, C524, C526, C568, C642, C741, C744, C745, C726, C706, C404. 3. page32, change RGB far end terminator from Resistor(R5759/R5761/R5763) to Network Resistor(RN79). 4. page35, change TV_OUT signal far end terminator from Resistor(R5755-R5757) to Network Resistor(RN80). 5. page42, change discharge resistor from Resistor(R5774-R5783) to Network Resistor(RN81-RN83). 6. Change RN77 signal. 7. Change 25MHz X'tal (X7) to 07G010Q12500. 8. Change Thermal IC U16 to SOP (06G023026011) 9. Change 0.1UF/25V cap from X7R +/-10% to Y5V+80-20%: C757, C643, C646, C649, C652
	2006/01/16 1530	1. Change power circuit page 80, 81, 82, 83 (refer Z96F_R00_0116_P.DSN) 2. Change X1, X6 package to same as Z84F.
	2006/01/17 1046	1. Swap Network resistor signals for layout routing. 2. Change Codec ALC882(U30) part number from 02G611001300 to 02G611001310.
	2006/01/17 2038	1. Change power circuit page 80, 83 (refer Z96F_R01_0117_P.DSN) 2. Add Network Resistor RN84, RN85(NU, reserved) to block VGA signal between CRT and PortBar connector( EMI request) .
	2006/01/18 1103	1. Swap Network resistor RN81, RN83 signals for layout routing. 2. Stuff C755. 3. NU: C115, C116, R304, R306, R282, R284, R5796, CN10, C655, C656. 4. Add 3 0ohm resistor R5805(NU), R5806, R5807 for SATA function disable.

Rev	Date	Description
	2006/01/18 1645	1. Change power circuit page 81, 82, 83, 84, 87 (refer Z96F_R01_0118_P.DSN) 2. Swap PCIE clock (NEWCARD & MCH_3GPLL) for layout routing. 3. Swap Network resistor RN58, RN77, RN78, RN84, RN85 signals for layout routing.
	2006/01/19 1145	1. Swap Network resistor RN18, RN82, RN85 signals for layout routing. 2. Change U1 (CPU) ,U2 (North Bridge) ,U3 (South Bridge) to Note Book parts.
	2006/01/19 2127	1. Change power circuit page 81 (refer Z96F_R01_0119_P.DSN)
	2006/01/20 1735	1. DEL PORT_BAR. 2. Add an ESATA (page54) and an USB port. 3. Change CON27.47, CON27.48 / CON26.25, CON26.26 / CON28.54, CON28.53 to NC 4. Connect H35-H40, H62, H63 to GND
	2006/01/23 1005	1. Change power circuit page 80- 84, 87, 91 (refer Z96F_R01_0120_P.DSN) 2. DEL RN84, RN85, R5719-R5726.
	2006/01/23 1714	1. Change power circuit page 84, 87, 91 (refer Z96F_R01_0120_P1.DSN) 2. Change ESATA1/ CON42 connector to NB part. 3. Change EC(U35) pin 28 from T174 to AC_APR_UC# signal. 4. Change EC(U35) pin 174 signal from AC_APR_UC# to AC_OK# signal. 5. Add a N-MOS(Q6118) to invert AC_OK signal.
	2006/01/24 1030	1. Change RN53, RN54, RN81-RN83 from 0402 to 0603. 2. Add C764-765, R5812-5815 for ESATA. 3. Add D59, Q6119 to switching XD card power. 4. Change CON21 signal. 5. Change U35.89/RN41.1/SW3.1/SW3.2 signal from EXPLORE_SW# to PWR4GEAR#. 6. Change power circuit page 81 (refer Z96F_R01_0124_P.DSN) 7. Swap Network resistor RN18, RN79, RN78, L115 signals for layout routing. 8. Change page 93 +5VA signal name to +5VAO.
	2006/01/25 1425	1. Change RN70, RN71, RN79, RN80 to LF parts. 2. Change PU5700.6 signal name to AC_OK.
	2006/01/25 2110	1. Swap Network resistor RN33, RN53, RN70, RN79, RN80 signals for layout routing. 2. Change T2R2 to 10M ohms.
	2006/01/26 1822	Change Revision to 1.00G
	2006/02/13 1536	Change C764, C765, C118-C121 from Y5V to X7R Change T2C25, T2C26 from Y5V to X7R
	2006/02/17 1639	Modify Block Diagram

0407\_1445

		Title : History(1)	
ASUSTek COMPUTER INC		Engineer: Mike Lee	
Size	Project Name	Rev	
Custom	S96F	2.0G	
Date: Friday, April 07, 2006		Sheet	94 of 96

**CIRCUIT UPDATED HISTORY(2)**

Rev	Date	Description
<b>1.01G</b>	2006/02/27 1100	1. Change R5710 to NU 2. Add R5816(NU) 3. Change page54 ESATA power from +VRAM to +1.8V 4. Change C717, C718 connection. 5. Swap INTERNAL MIC R/L. 6. Stuff R47 (10M ohms) 7. Change Rev to 1.01G
	2006/03/01 1120	1. Add R5828-5831, C788. 2. Swap LTPB0-/+ common choke (L112) for routing. 3. Swap LTPA0-/+ common choke (L113) for routing. 4. Swap USB_PN5/_PP5 common choke (L115) for layout routing. 5. Swap RN34 signals for layout routing. 6. Change page54 ESATA from SII3132 to JMB360. 7. Change page74 scrow hole type.
	2006/03/02 1819	1. Updated power page80-84, 87, 91 2. Del page55 circuit.
	2006/03/03 1450	1. Add screw hole H63 2. Change ESATA SMBus PU 4.7K to 3V 3. Change ESATA +1.8V to +1.9V 4. Modify page54 ESATA power rail. 5. Updated power circuit page80-82, 84, 87. 6. Change HSYNC/VSYN level shifter (U44, U45) power rail from 5V to 3.3V.
	2006/03/03 1740	1. Updated power circuit page80-82, 84, 87 (refer Z96F_R101G_0303_P2.DSN). 2. Add PWRSW# mask circuit (page41). 3. Change HSYNC/VSYN ESD power rail from 5V to 3.3V.
<b>1.1G</b>	2006/03/06 1950	1. Change H54, H56 / H29, H31 / H3 / H33 from screw hole to NUTs. 2. Change X1 / X6 from DIP type to SMD type. 3. Change C112, C113 / C632, C633 value from 20pF to 12pF. 4. For EMI: 1) Add L124. 2) Change R536, R537 from 0R to Bead(1K ohm/100MHz). 3) Stuff R418, R431 with 0R. 4) Change L52 from 80 ohm/100MHz to 150ohm/100MHz). 5) Stuff C411, C412, C413, C414. 5. Change Rev to 1.1G (to meet NB team PN rule)
	2006/03/08 1100	1. Del H23 2. Del C698, C699 3. Add RN73-76, C793-799 (NU, for EMI). 4. NU R359
	2006/03/09 2121	1. Swap RN44, RN54 signals for routing. 2. Stuff R5794, RTC BATT, R68, R69, C517, C524, C526, R550 3. NU R71, R72, R307 4. Change D58 from SS0540 to 1N4148 5. Change CON5 (LVDS CONN) to 12G09103004P 6. Change U16 to ADT7461ARMZ 7. Change SW1-4, SW6-7 to 12G09103004P

Rev	Date	Description
		8. Change X7 part. 9. Change C727-728 from 24p to 18p 10. NU R5770, R5769, Q6116, SW11, R5717, R5718 11. Add C500 for U23 12. Del XD function: Del D59, Q6119, C709.
	2006/03/10 1212	1. Change power circuit page 81-84, 87 (refer Z96F_R11_0310_P.DSN)
	2006/03/10 1538	1. NC CON36.16
	2006/03/13 2013	1. Change R48 from 22K to 100K 2. Del R307. 3. NU R5795, Q6117, R550. 4. Stuff R5797=0R, SW7.
	2006/03/14 1430	1. Change U1 to 12G04600479A 2. Change CON2 to 12G025332003 3. Change CON3 to 12G025122000 4. Change CON36 to 12G142101100 5. Change CON27 to 12G161530444 6. Change CON13 to 12G030100522 7. Change J1, J2 to 12G140031067 8. Change power circuit page 81, 82(refer Z96F_R11_0314_P.DSN)
	2006/03/16 2016	1. Stuff CE2 100UF/2.5V_7343 2. Stuff R307 10K ohm_0402 3. Stuff C627, C741 10UF/10V_0805 4. Stuff C742, C743, C744, C748 0.1UF/16V_0402
	2006/04/03 0809	1. Change to Rev 2.0 2. Add a MOSFET Q6121 to block USB power 3. Add R5838, C800-C805, D61 4. Change NUT H56, H54 to 4.2mm 5. Change PR5709 P/N 6. Change JRST1 footprint to R0402
	2006/04/03 1527	1. Change JRST1 2. Change power circuit page 80-84, 87, 89-92(refer Z96F_R20_0403_P.DSN)
	2006/04/04 0756	1. Change NEWCARD_CLK from U18.24-25 to U18.19-20 2. Add R5839, R5840, R5841 3. Add R5842, R5843, R5844 4. Stuff R5833 5. NU Q6120, R5832, R5834, R5834, D60
	2006/04/04 0756	1. Add Stich cap C806-C810 2. Add C811-C814 3. NU R352, Stuff R353 4. Change CON7.6 to GND 5. BIOS1 to SMD and NU U38 (BIOS Socket).
	2006/04/07 1445	1. Change power circuit page 84(refer Z96F_R20_0407_P.DSN)

0467\_1445

		<b>Title :</b> History(2)	
ASUSTek COMPUTER INC		<b>Engineer:</b> <OrgAddr1>	
Size	Project Name	Rev	
Custom	<b>S96F</b>	2.0G	
Date: Friday, April 07, 2006		Sheet	95 of 96