

Off Button
PWRGD DOWN
CPU, VGA Thermal OVERT#

Daughter Board

Power On SWITCH

EC
KB3925

ICH9-M

GMCH
Cantiga

Penryn
CPU


CLK
Gen.





IMVP
+VCORE

Power On Sequence
1 → 17

CLK_PWRGD asserted when both
PM_SUSB# and VRM_PWRGD are
high.

P80VC/A/Q








PEREQ1# for SATA, SRC-0, SRC-6 (LAN/PCIE6)
 PEREQ2# for SRC-1, SRC-8(NC)
 PEREQ3# for SRC-2, SRC-4(WLAN/PCIE4)
 PEREQ4# for SRC-3, SRC-5, SRC-7(NEWCARD/PCIE5)

FSB Freq. Strap


FSC	FSB	FSA	CPU
0	0	0	266
0	0	1	133
0	1	0	200
0	1	1	166
1	0	0	333
1	0	1	100
1	1	0	400
1	1	1	200

LCDDCK_SEL	SEL_27M#	PIN14, 15	PIN17	PIN18
PIN 5 (IPU)	PIN 9 (IPU)	SRC-9	27FIX	27SS
0	0	SRC-9	27FIX	27SS
0	1	DOT96	DOT96SS	DOT96SS
1	0	DOT96	27FIX	27SS
1	1	DOT96	SRC-0	SRC-0


/PM
/GM





12G010594786
CPU1A



SOCKET478B
12G010594786




SOCKET478B
12G010594786




Remove THRO_CPU from EC

12G010594786
CPU1B




SOCKET478B
12G010594786

12G010594786
CPU1B





SOCKET478B
12G010594786

CPU Thermal Sensor





Place close to CPU Pin
Max: 1mA

HU1




12G161300310
ITP






Stuff when use ITP : HR12, HR13, HR14, HR17, HR18, HR19, HR20, HR21, HR22, HR23, HR24, KRN3


HR12, HR13, HR30, HR31 Place close to CPU



ASUS
ASUSTeK COMPUTER INC. NB1
Engineer: SZ_NB2
Title: CPU-Penryn (1)
Size: A3
Project Name: P80VC / A / Q
Rev: R1.1
Date: Tuesday, December 16, 2008
Sheet: 5 of 52




P5# H_A#[35:3] <<< H_A#[35:3]
 P5# H_REQ#[4:0] <<< H_REQ#[4:0]
 P5# H_D#[63:0] <<< H_D#[63:0]







Cap 0.1uF within 100 mils from GMCH

BOM:
 GM45: 02G010020030
 PM45: 02G010022520
 GL40: 02G010023900
 or 02G010017532



CLK_MCH_BCLK P4#
 CLK_MCH_BCLK# P4#

- CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2
- CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable
- CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality
- CFG9 : PCIe GRAPHIC LANE
HIGH = Normal Operation (Default)
LOW = Reverse Lanes
- CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable
- CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)
- CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable
- CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes
- CFG20 : SDVO/PCIe CONCURRENT MODE
LOW = ONLY SDVO or PCIe is Operational (Default)
HIGH = SDVO and PCIe are operating simultaneously via the PEG port



P80VC1


ASUS Title : Cantiga - DDR2/DMI(2)

ASUSTeK COMPUTER INC. NB1 Engineer: SZ_NB2


Size	Project Name	Rev
Custom	P80VC / A / Q	R1.1

Date: Tuesday, December 16, 2008 Sheet 8 of 52

↑25# M_A_DQ[63:0] <<>




DDR SYSTEM MEMORY A




CANTIGA_CHIPSET

↑25# M_B_DQ[63:0] <<>



DDR SYSTEM MEMORY B




CANTIGA_CHIPSET

P80VC1

		Title : Cantiga - DDR2(3)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size	Project Name	Rev	
A3	P80VC / A / Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	9 of 52




R1.1











NR53, NR54, NR55
 GM45: 150 ohm 1% 0402
 PM45 : 0 ohm 0402

NR56
 GM45: 1.02K ohm 1% 0402
 PM45: 0 ohm 0402








T28# CRT_HSYNC_GM
 T28# CRT_VSYNC_GM








+1.05VM +1.05VM_NB



POWER




ASUS Title : Cantiga - POWER(6)
 ASUSTeK COMPUTER INC. NB1 Engineer: SZ_NB2
 Size Project Name
 A3 P80VC / A / Q Rev R1.1
 Date: Tuesday, December 16, 2008 Sheet 12 of 52







Change NC-26/42 to NC from GND

BOM:
02G010015342

Place Near the Open Door









VccSus1_05, VccSus1_5, & VccCL1_5 Internal VR
VccLAN1_05 & VccCL1_05 Internal VR
High = Enable (Default)
Low = Disable





[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap
00 = Reserved
01 = Enter XOR Chain
10 = Normal Operation (Default)
11 = Set PCIe Port Config Bit 1

Flash Descriptor Security Override
High = Enable (Default)
Low = Overridden




ASUS		Title : SB-ICH9M(1)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size	Project Name	Rev	
A3	P80VC / A / Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet 14	of 52	



UNUSED PCI termination


AD [31:0]	Can be left unconnected
C/BE [3:0]#	Can be left unconnected
DEVSEL#	8.2-k weak pull-up resistor to Vcc3_3
FRAME#	8.2-k weak pull-up resistor to Vcc3_3
IRDY#	8.2-k weak pull-up resistor to Vcc3_3
TRDY#	8.2-k weak pull-up resistor to Vcc3_3
STOP#	8.2-k weak pull-up resistor to Vcc3_3
PAR	Can be left unconnected
PERR#	8.2-k weak pull-up resistor to Vcc3_3
REQ0# REQ1#/GPIO50 REQ2#/GPIO52 REQ3#/GPIO54	Requires a 8.2-k weak pull-up resistor to Vcc3_3. REQ [3:1] can be configured as GPIO instead.
GNT0# GNT1#/GPIO51 GNT2#/GPIO53 GNT3#/GPIO55	Can be left unconnected. GNT [3:1]# can be configured as GPIO instead. GNT [3:0] is sampled as a functional strapping;
PCICLK	Should remain connected to 33-MHz clock source
PCIRST#	Can be left unconnected
PLOCK#	8.2-k weak pull-up resistor to Vcc3_3
SERR#	8.2-k weak pull-up resistor to Vcc3_3
PIRQ [D:A] # PIRQE#/GPIO2 PIRQF#/GPIO3 PIRQG#/GPIO4 PIRQH#/GPIO5	Requires a 8.2-k weak pull-up resistor to Vcc3_3 PIRQ [H:E]# Can be configured as GPIO instead
SERIRQ	8.2-k pull-up to Vcc3_3
PME#	Can be left unconnected. Internally pull-up
CLKRUN#	8.2-k weak pull-up resistor to Vcc3_3




P80VC1

		Title : SB-ICH9M(2)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A/ Q	Rev R1.1	
Date: Tuesday, December 16, 2008		Sheet	15 of 52



WLAN





NEWCARD



LAN




USB0	CON
USB1	CON
USB2	CON
USB3	N/A
USB4	N/A
USB5	FingerPrint
USB6	NewCard
USB7	Camera
USB8	BT
USB9	Cardreader
USB10	MC (WLAN)
USB11	N/A




+5V_USB01_OC
+5V_USB2_OC

SB Flash for ME



ICH9 Boot BIOS select

	GNT#0	CS#1	
LPC	11	1	1 (default)
PCI	10	1	0
SPI	01	0	1



R1.1

SPI_MOSI
iTPM
Enable
High = Enable
Low = Disable(Default)


P80VC1

Title : SB-ICH9M(3)



ASUSTeK COMPUTER INC. NB1 Engineer: **SZ_NB2**

Size	Project Name	Rev
A3	P80VC / A/ Q	R1.1


Date: Tuesday, December 16, 2008 Sheet 16 of 52




WLAN_BT_LED




SMBUS



GPIO57:
PU:iTPM Physical presence
PD:100Kohm






















SB1E	H5
AA26	Vss1
AA27	Vss2
AA3	Vss3
AA6	Vss4
AB1	Vss5
AA23	Vss6
AB28	Vss7
AB29	Vss8
AB4	Vss9
AB5	Vss10
AC17	Vss11
AC26	Vss12
AC27	Vss13
AC3	Vss14
AD1	Vss15
AD10	Vss16
AD13	Vss17
AD14	Vss18
AD17	Vss19
AD18	Vss20
AD21	Vss21
AD28	Vss22
AD29	Vss23
AD4	Vss24
AD5	Vss25
AD7	Vss26
AD9	Vss27
AE12	Vss28
AE13	Vss29
AE16	Vss30
AE17	Vss31
AE20	Vss32
AE23	Vss33
AE24	Vss34
AE4	Vss35
AE6	Vss36
AE8	Vss37
AE9	Vss38
AF16	Vss39
AF18	Vss40
AF22	Vss41
AF26	Vss42
AF27	Vss43
AF7	Vss44
AF8	Vss45
AG13	Vss46
AG16	Vss47
AG18	Vss48
AG20	Vss49
AG23	Vss50
AG3	Vss51
AG6	Vss52
AG9	Vss53
AH12	Vss54
AH14	Vss55
AH17	Vss56
AH19	Vss57
AH2	Vss58
AH22	Vss59
AH25	Vss60
AH28	Vss61
AH5	Vss62
AH8	Vss63
AH12	Vss64
AH14	Vss65
AH17	Vss66
AH7	Vss67
B11	Vss68
B14	Vss69
B17	Vss70
B2	Vss71
B20	Vss72
B23	Vss73
B5	Vss74
B8	Vss75
C26	Vss76
C27	Vss77
E11	Vss78
E14	Vss79
E2	Vss80
E24	Vss81
E5	Vss82
F16	Vss83
F28	Vss84
F29	Vss85
G12	Vss86
G14	Vss87
G18	Vss88
G21	Vss89
G24	Vss90
G26	Vss91
G27	Vss92
G8	Vss93
H2	Vss94
H23	Vss95
H28	Vss96
H29	Vss97
H29	Vss98
H29	Vss99
H29	Vss100
H5	Vss101
J23	Vss102
J26	Vss103
J27	Vss104
AC22	Vss105
K28	Vss106
K29	Vss107
L13	Vss108
L15	Vss109
L2	Vss110
L26	Vss111
L27	Vss112
L5	Vss113
L7	Vss114
M12	Vss115
M13	Vss116
M14	Vss117
M15	Vss118
M16	Vss119
M17	Vss120
M23	Vss121
M28	Vss122
M29	Vss123
N11	Vss124
N12	Vss125
N13	Vss126
N14	Vss127
N15	Vss128
N16	Vss129
N17	Vss130
N18	Vss131
N27	Vss132
N27	Vss133
N27	Vss134
N27	Vss135
N27	Vss136
N27	Vss137
N27	Vss138
N27	Vss139
N27	Vss140
N27	Vss141
N27	Vss142
N27	Vss143
N27	Vss144
N27	Vss145
N27	Vss146
N27	Vss147
N27	Vss148
N27	Vss149
N27	Vss150
N27	Vss151
N27	Vss152
N27	Vss153
N27	Vss154
N27	Vss155
N27	Vss156
N27	Vss157
N27	Vss158
N27	Vss159
N27	Vss160
N27	Vss161
N27	Vss162
N27	Vss163
N27	Vss164
N27	Vss165
N27	Vss166
N27	Vss167
N27	Vss168
N27	Vss169
N27	Vss170
N27	Vss171
N27	Vss172
N27	Vss173
N27	Vss174
N27	Vss175
N27	Vss176
N27	Vss177
N27	Vss178
N27	Vss179
N27	Vss180
N27	Vss181
N27	Vss182
N27	Vss183
N27	Vss184
N27	Vss185
N27	Vss186
N27	Vss187
N27	Vss188
N27	Vss189
N27	Vss190
N27	Vss191
N27	Vss192
N27	Vss193
N27	Vss194
N27	Vss195
N27	Vss196
N27	Vss197
N27	Vss198
N27	Vss199
N27	Vss200
N27	Vss201
N27	Vss202
N27	Vss203
N27	Vss204
N27	Vss205
N27	Vss206
N27	Vss207
N27	Vss208
N27	Vss209
N27	Vss210
N27	Vss211
N27	Vss212
N27	Vss213
N27	Vss214
N27	Vss215
N27	Vss216
N27	Vss217
N27	Vss218
N27	Vss219
N27	Vss220
N27	Vss221
N27	Vss222
N27	Vss223
N27	Vss224
N27	Vss225
N27	Vss226
N27	Vss227
N27	Vss228
N27	Vss229
N27	Vss230
N27	Vss231
N27	Vss232
N27	Vss233
N27	Vss234
N27	Vss235
N27	Vss236
N27	Vss237
N27	Vss238
N27	Vss239
N27	Vss240
N27	Vss241
N27	Vss242
N27	Vss243
N27	Vss244
N27	Vss245
N27	Vss246
N27	Vss247
N27	Vss248
N27	Vss249
N27	Vss250
N27	Vss251
N27	Vss252
N27	Vss253
N27	Vss254
N27	Vss255
N27	Vss256
N27	Vss257
N27	Vss258
N27	Vss259
N27	Vss260
N27	Vss261
N27	Vss262
N27	Vss263
N27	Vss264
N27	Vss265
N27	Vss266
N27	Vss267
N27	Vss268
N27	Vss269
N27	Vss270
N27	Vss271
N27	Vss272
N27	Vss273
N27	Vss274
N27	Vss275
N27	Vss276
N27	Vss277
N27	Vss278
N27	Vss279
N27	Vss280
N27	Vss281
N27	Vss282
N27	Vss283
N27	Vss284
N27	Vss285
N27	Vss286
N27	Vss287
N27	Vss288
N27	Vss289
N27	Vss290
N27	Vss291
N27	Vss292
N27	Vss293
N27	Vss294
N27	Vss295
N27	Vss296
N27	Vss297
N27	Vss298
N27	Vss299
N27	Vss300

PCIEG_RXP[0..15] P10%
 PCIEG_RXN[0..15] P10%
 PCIEB_RXP[0..15] P10%
 PCIEB_RXN[0..15] P10%

PCIEB_RXN15	GC4	1	2	0.1uF/10V	PCIEG_TXN15
PCIEB_RXP15	GC5	1	2	0.1uF/10V	PCIEG_TXP15
PCIEB_RXN14	GC6	1	2	0.1uF/10V	PCIEG_TXN14
PCIEB_RXP14	GC7	1	2	0.1uF/10V	PCIEG_TXP14
PCIEB_RXN13	GC8	1	2	0.1uF/10V	PCIEG_TXN13
PCIEB_RXP13	GC9	1	2	0.1uF/10V	PCIEG_TXP13
PCIEB_RXN12	GC10	1	2	0.1uF/10V	PCIEG_TXN12
PCIEB_RXP12	GC11	1	2	0.1uF/10V	PCIEG_TXP12
PCIEB_RXN11	GC12	1	2	0.1uF/10V	PCIEG_TXN11
PCIEB_RXP11	GC17	1	2	0.1uF/10V	PCIEG_TXP11
PCIEB_RXN10	GC18	1	2	0.1uF/10V	PCIEG_TXN10
PCIEB_RXP10	GC19	1	2	0.1uF/10V	PCIEG_TXP10
PCIEB_RXN9	GC20	1	2	0.1uF/10V	PCIEG_TXN9
PCIEB_RXP9	GC21	1	2	0.1uF/10V	PCIEG_TXP9
PCIEB_RXN8	GC22	1	2	0.1uF/10V	PCIEG_TXN8
PCIEB_RXP8	GC23	1	2	0.1uF/10V	PCIEG_TXP8
PCIEB_RXN7	GC24	1	2	0.1uF/10V	PCIEG_TXN7
PCIEB_RXP7	GC25	1	2	0.1uF/10V	PCIEG_TXP7
PCIEB_RXN6	GC26	1	2	0.1uF/10V	PCIEG_TXN6
PCIEB_RXP6	GC27	1	2	0.1uF/10V	PCIEG_TXP6
PCIEB_RXN5	GC28	1	2	0.1uF/10V	PCIEG_TXN5
PCIEB_RXP5	GC29	1	2	0.1uF/10V	PCIEG_TXP5
PCIEB_RXN4	GC30	1	2	0.1uF/10V	PCIEG_TXN4
PCIEB_RXP4	GC31	1	2	0.1uF/10V	PCIEG_TXP4
PCIEB_RXN3	GC32	1	2	0.1uF/10V	PCIEG_TXN3
PCIEB_RXP3	GC33	1	2	0.1uF/10V	PCIEG_TXP3
PCIEB_RXN2	GC34	1	2	0.1uF/10V	PCIEG_TXN2
PCIEB_RXP2	GC35	1	2	0.1uF/10V	PCIEG_TXP2
PCIEB_RXN1	GC42	1	2	0.1uF/10V	PCIEG_TXN1
PCIEB_RXP1	GC43	1	2	0.1uF/10V	PCIEG_TXP1
PCIEB_RXN0	GC44	1	2	0.1uF/10V	PCIEG_TXN0
PCIEB_RXP0	GC45	1	2	0.1uF/10V	PCIEG_TXP0




+3VSG












+3VS → +3VSG 200mA

+1.8VS → +1.8VSG

+0.9VS → +0.9VS_VGA



BOM: 02G190014113



PCI-E I/O Termination Calibration

ASUS Title :
 ASUSTeK COMPUTER INC. NB1 Engineer: SZ_NB2
 Size Project Name
 Custom P80VC / A / Q Rev R1.1
 Date: Tuesday, December 16, 2008 Sheet 19 of 52

2/13 FRAME_BUFFER


FBAD0	D21	FBA_D0
FBAD1	C22	FBA_D1
FBAD2	B22	FBA_D2
FBAD3	A22	FBA_D3
FBAD4	C24	FBA_D4
FBAD5	B25	FBA_D5
FBAD6	A25	FBA_D6
FBAD7	A26	FBA_D7
FBAD8	D22	FBA_D8
FBAD9	E22	FBA_D9
FBAD10	E24	FBA_D10
FBAD11	D24	FBA_D11
FBAD12	D26	FBA_D12
FBAD13	D27	FBA_D13
FBAD14	C27	FBA_D14
FBAD15	B27	FBA_D15
FBAD16	D16	FBA_D16
FBAD17	E16	FBA_D17
FBAD18	D17	FBA_D18
FBAD19	F18	FBA_D19
FBAD20	D20	FBA_D20
FBAD21	F20	FBA_D21
FBAD22	E21	FBA_D22
FBAD23	F21	FBA_D23
FBAD24	C16	FBA_D24
FBAD25	B18	FBA_D25
FBAD26	C18	FBA_D26
FBAD27	D18	FBA_D27
FBAD28	C19	FBA_D28
FBAD29	C21	FBA_D29
FBAD30	B21	FBA_D30
FBAD31	A21	FBA_D31
FBAD32	P22	FBA_D32
FBAD33	P24	FBA_D33
FBAD34	R23	FBA_D34
FBAD35	R24	FBA_D35
FBAD36	T23	FBA_D36
FBAD37	U24	FBA_D37
FBAD38	V23	FBA_D38
FBAD39	V24	FBA_D39
FBAD40	N25	FBA_D40
FBAD41	N26	FBA_D41
FBAD42	R26	FBA_D42
FBAD43	R26	FBA_D43
FBAD44	T25	FBA_D44
FBAD45	V26	FBA_D45
FBAD46	V25	FBA_D46
FBAD47	V27	FBA_D47
FBAD48	V22	FBA_D48
FBAD49	W22	FBA_D49
FBAD50	W23	FBA_D50
FBAD51	W24	FBA_D51
FBAD52	AA22	FBA_D52
FBAD53	AB23	FBA_D53
FBAD54	AB24	FBA_D54
FBAD55	AC24	FBA_D55
FBAD56	W25	FBA_D56
FBAD57	W26	FBA_D57
FBAD58	W27	FBA_D58
FBAD59	AA25	FBA_D59
FBAD60	AB25	FBA_D60
FBAD61	AB26	FBA_D61
FBAD62	AD26	FBA_D62
FBAD63	AD27	FBA_D63

FBADQM0	D23	FBA_DOM0
FBADQM1	C26	FBA_DOM2
FBADQM2	D19	FBA_DOM3
FBADQM3	B19	FBA_DOM4
FBADQM4	T24	FBA_DOM5
FBADQM5	T26	FBA_DOM6
FBADQM6	AA23	FBA_DOM7
FBADQM7	AB27	FBA_DOM7

FBAWDOS0	A24	FBA_DQS_WP0
FBAWDOS1	C25	FBA_DQS_WP1
FBAWDOS2	E19	FBA_DQS_WP2
FBAWDOS3	A19	FBA_DQS_WP3
FBAWDOS4	T22	FBA_DQS_WP4
FBAWDOS5	T27	FBA_DQS_WP5
FBAWDOS6	AA24	FBA_DQS_WP6
FBAWDOS7	AA26	FBA_DQS_WP7

FBARDQS0	B24	FBA_DQS_RN0
FBARDQS1	D25	FBA_DQS_RN1
FBARDQS2	E18	FBA_DQS_RN2
FBARDQS3	A18	FBA_DQS_RN3
FBARDQS4	R22	FBA_DQS_RN4
FBARDQS5	R27	FBA_DQS_RN5
FBARDQS6	Y24	FBA_DQS_RN6
FBARDQS7	AA27	FBA_DQS_RN7





?21% FBAD[0..63]
 ?21% FBADQM[0..7]
 ?21% FBAWDOS[0..7]
 ?21% FBARDQS[0..7]



Mapping Mode A

FBA_CMD0	F26	FBA_A3	FBA_A3	?21%
FBA_CMD1	J24	FBA_A0	FBA_A0	?21%
FBA_CMD2	F26	FBA_A1	FBA_A2	?21%
FBA_CMD3	M23	FBE_A3	FBA_A1	?21%
FBA_CMD4	M27	FBE_A3	FBE_A3	?21%
FBA_CMD5	M27	FBE_A4	FBE_A4	?21%
FBA_CMD6	K26	FBE_A5	FBE_A5	?21%
FBA_CMD6	J25	FBA_CS#	FBE_A5	?21%
FBA_CMD7	J27	FBA_CS0#	FBA_CS0#	?21%
FBA_CMD8	G23	FBA_WE#	FBA_WE#	?21%
FBA_CMD9	C26	FBA_BA0	FBA_BA0	?21%
FBA_CMD10	J23	FBA_CKE	FBA_CKE	?21%
FBA_CMD11	M25	FBA_RST	FBA_CKE	?21%
FBA_CMD12	K27	FBE_A2	FBE_A2	?21%
FBA_CMD13	G25	FBA_A12	FBA_A12	?21%
FBA_CMD14	L24	FBA_RAS#	FBA_RAS#	?21%
FBA_CMD15	K24	FBA_A10	FBA_A11	?21%
FBA_CMD16	K25	FBA_A8	FBA_A11	?21%
FBA_CMD17	G22	FBA_BA1	FBA_A10	?21%
FBA_CMD18	K25	FBA_A8	FBA_A8	?21%
FBA_CMD19	H22	FBA_A9	FBA_A8	?21%
FBA_CMD20	H22	FBA_A9	FBA_A9	?21%
FBA_CMD21	H24	FBA_A5	FBA_A6	?21%
FBA_CMD22	F27	FBA_A7	FBA_A5	?21%
FBA_CMD23	J26	FBA_A4	FBA_A7	?21%
FBA_CMD24	G24	FBA_CAS#	FBA_A4	?21%
FBA_CMD25	G27	FBA_A13	FBA_CAS#	?21%
FBA_CMD26	M24	FBA_BA2	FBA_A13	?21%
FBA_CMD27	K22	FBA_BA2	FBA_BA2	?21%
FBA_CMD28	J22	X	X	?21%
NC_11	L22	X	X	?21%
NC_12	X	X	X	?21%


FBA_CLK0	F24	FBA_CLK0	?21%
FBA_CLK0_N	N24	FBA_CLK0#	?21%
FBA_CLK1	N23	FBA_CLK1	?21%
FBA_CLK1_N	N23	FBA_CLK1#	?21%




P80VC1

		Title :
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2
Size	Project Name	Rev
Custom	P80VC / A / Q	R1.1
Date: Tuesday, December 16, 2008	Sheet	20 of 52


VGA





LVDS




HDMI





Xtal



Other






ROM



ROM SI:
Sumsung K4N1G164QQ-HC25, 10k PD to gnd

GPIO

External thermal sensor







GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE	
0	IN	N/A	N/A	P5.37.43
1	IN	N/A	HDMI HOTPLUG	P5.37.43
2	OUT	HIGH	PANEL BACKLIGHT PWM	
3	OUT	HIGH	PANEL POWER ENABLE	
4	OUT	HIGH	PANEL BACKLIGHT ENABLE	
5	OUT	N/A	NVDD VID 0	
6	OUT	N/A	NVDD VID 1	
7	OUT	N/A	FBVDD VID 0	
8	IN	LOW	THERMAL ALERT	
9	OUT	LOW	FAN PWM	
10	OUT	N/A	PBVREF SELECT	
11	OUT	Low	SLI SYNC0	
12	IN	N/A	AC DETECT	
13	OUT	N/A	PS CONTROL	
14	OUT	N/A	PS CONTROL	




P80VC1


ASUS Title :
ASUSTek COMPUTER INC. NB1 Engineer: SZ_NB2
Size Project Name
Custom P80VC / A / Q Rev R1.1
Date: Tuesday, December 16, 2008 Sheet 24 of 52



Standard Type, 5.2mm
12G025122000 DDR2 Channel-A









12G025C22004 DDR2 DIMM 200P, 1.8V, H:9.2mm, ST





P80VC1

		Title : DDR2 TERMINATION	
ASUS Project Name		Engineer: SZ_NB2	
Size	Project Name		Rev
A3	P80VC / A/ Q		R1.1
Date: Tuesday, December 16, 2008		Sheet	26 of 52




2008/12/4 : Pass EA measurement

- P10: CRT_RED_GM V2R1 2 1 0Ohm /GM CRT_R
- P10: CRT_GREEN_GM V2R2 2 1 0Ohm /GM CRT_G
- P10: CRT_BLUE_GM V2R3 2 1 0Ohm /GM CRT_B
- P10: CRT_HSYNC_GM V2R4 2 1 0Ohm /GM CRT_HSYNC
- P10: CRT_VSYNC_GM V2R5 2 1 0Ohm /GM CRT_VSYNC



From GMCH

- T22: RED_GPU V2R8 2 1 0Ohm /PM CRT_R
- T22: GREEN_GPU V2R9 2 1 0Ohm /PM CRT_G
- T22: BLUE_GPU V2R10 2 1 0Ohm /PM CRT_B
- T22: CRT_HSYNC_GPU V2R11 2 1 0Ohm /PM CRT_HSYNC
- T22: CRT_VSYNC_GPU V2R12 2 1 0Ohm /PM CRT_VSYNC

From GPU








+5VS_CRT_DDC





R1.1 change P/N

CRT Connector








NewCard Header




ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V


NewCard Ejector










For VDD33 pin29, pin37



For AVDD33 pin1, pin40





Note 1: The Trace length between LL2 and 8111DL's Pin 48 must be within 0.5 cm. LC9 and LC16 to LL2 must be within 0.5cm. Refer to Layout guide for more detail.



Note : Regulator input, the Trace length between LC5 and 8111DL's Pin 44,45 must be within 200mils and wider than 40mils

Remove LR11 if switching regulator is enabled. Remove LR14 if external power 1.2V is used.




RTLAN DSM#: ICH9 GPIO10
GLAN_DSMEN: ICH9 GPIO60


P80VC1

ASUS		Title : SB-ICH9M(3)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A / Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	31 of 52


MDC Connector




RING




MDC Nut



TRANS




Giga LAN Transformer



Co-Layout


RJ45_RJ11











P80VC1

		Title : RJ45-11&MDC	
ASUSTek COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A / Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	32	of 52



Bluetooth Connector






P80VC1




SATA HDD Connector




TPM Connector








I2C GPIO Controller




Keyboard Connector




12G18210240Z
R1.1













RESERVED
 PIN3: connect to Vs or NC
 PIN11: connect to GND or NC
 CS#: Tie to Vddio to enable I2C mode.










Debounced Circuits



















CPU HOLE






NB+GPU HOLE



P80VC1

		Title : Screw Hole	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	46 of 52





- Power stage**
1. I/P Current:
 $I_{in} = V_o/I_o(0.75 * V_{in}) = 1.33 A$
 2. Ripple Current:
 $I_{ripple} = 3A$
 3. Ripple Voltage:
 $V_{ripple} = I_{ripple} * ESR = 13.5mV$
 4. Dynamic:
 $I_{peak} = 45A$
 $ESR = 4.5mohm$
 $V = 100mV$
 5. Inductor Spec:
 $I_{sat} = 26A$
 $I_{dc} = 20.8A$
 $R_{dcmax} = 1.09mOhm$
 $R_{dcmin} = 1.02mOhm$
 6. MOSFET Spec:
H-side and L-side MOSFET: RJK0355/RJK0353
 $R_{ds(on)} = 11.8/5.4mOhm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30/35A$ ($T = 25V$)
 $I_{peak} = 120/140A$ ($Pause < 10us$)

- Controller**
1. Voltage & Current:
 $+V_{CORE} = 1.1V/45A$
 2. Frequency:
Setting the clock Frequency:
 $RT = (V_{vid} + 1.0V) / (2 * n * F_{sw} * 7.2pF) = 35Kohm$
 $F_{sw} = 2.05V / (4 * 7.2pF * 235Kohm) = 303K$
 3. OCP:
 $DCR * I_{max} * R2 / (R1 + R2) = 22.5mV$
 $I_{max} = 10.87A$
 4. tss time:
 $T_{SS} = 1.8ms$ $T_{St} = 1.8ms$
 5. LoadLine:
Out Droop Resistance :
 $R_o = R_{cs} * R_{sense} / R_{ph}$
 $= 206.69Kohm * 1.02mohm / 120Kohm = 1.76mohm$


Current limit:
 $R_{clim} = R_{cs} * I_o * R_{sense} * I_{clim}^2 / (R_{ph} * 10uA * n)$
 $162Kohm = 206.69 * 10 * 1ohm * I^2 / (100Kohm * 10uA * 2)$
 $I = 78.38A$

Setting the clock Frequency:
 $RT = (V_{vid} + 1.0V) / (2 * n * F_{sw} * 7.2pF) = 35Kohm$
 $F_{sw} = 2.05V / (4 * 7.2pF * 235Kohm) = 303K$

Out Droop Resistance :
 $R_o = R_{cs} * R_{sense} / R_{ph}$
 $= 206.69Kohm * 1.02mohm / 120Kohm = 1.76mohm$

VCORE_SEL1	VCORE_SEL2	VCORE_SEL3	Voltage
0	1	1	VID-100mV
1	1	1	VID-50mV
1	1	1	VID
1	0	0	VID+50mV

POWER PATH & BAT_LEARN



AC_IN Threshold 2.048Vmax A/D_DOCK_IN > 17.44V active
 AD_INP:
 Input = VInp/(RS+Gimp/Rinp)
 = VInp/(15m ohm+2.8mA/V*10K ohm) = 2.38 VInp

ISET_EC	CHG CURRENT
0V	NO CHG
0.1164V	0.1426A
3.3V	4.04A

ADAPTER IN DETECT

Adaptor <15V must additional external circuit for Pin ACIN. Please refer to UX20 Schematic

VSET_EC	BAT VOLTAGE
0V	17.8268V
3.3V	5.4700V

Power stage

- Ripple Current:
Iripple=3A
- Inductor Spec:
Isat=14A
Idc=8A
DCR=18mOhm
- MOSFET Spec:
H-side and L-side MOSFET:AP4800
Rds(on)=21mOhm (Vgs=4.5V)
Icont=9.6 (T=25)
Ipeak=40 (Pause<10us)

Controller


- Frequency:
1.2MHZ
- Current limit
4.5A(90W)
3.16A(65W)

P80VC1

Title : POWER_CHARGER
 ASUSTek COMPUTER INC. NB3 Engineer:Robin_chen

Size	Project Name	Rev
A2	P80A	1.1

Date: Tuesday, December 16, 2008 Sheet 49 of 56



+1.5V_SEL	+1.5VS
0	1.3
1	1.5

Power stage

- I/P Current:**
 $I_{in} = V_o I_o / (0.75 \cdot V_{in}) = 0.368A$
- Ripple Current:**
 $r_{ripple} = 3A$
- Dynamic:**
 $I_{peak} = 3.503A$
 $ESR/2 = 4.5m\Omega$
 $V = 14.18mV$
- Inductor Spec:**
 $I_{sat} = 14A$
 $I_{dc} = 8A$
 $DCR = 18m\Omega$
- MOSFET Spec:**
H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30$ ($T = 25$)
 $I_{peak} = 120$ ($Pause < 10\mu s$)

Controller

- Voltage & Current:**
+1.5V & 3.5A
- Frequency:**
 $T_{on} = 3.85 \cdot R_t(on) \cdot V_{in} - 0.5 = 0.3\mu s$
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 250KHZ$
- OCF:**
Set PR7504 = 14KOhm
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 16.94A$
- Soft start time:**
Soft-Star duration is 2ms


P80VC1

ASUS Title: Power +1.5V

ASUSTEK COMPUTER, INC. Engineer: Robin_chen

Size	Project Name	Rev
A2	P80	1.1

Date: Tuesday, December 16, 2008 Sheet 50 of 56



1.05VM_SEL	+1.05VM
0	0.95
1	1.05

Power stage

- I/P Current:**
 $I_{in} = V_o/I_o / (0.75 \cdot V_{in}) = 1.65A$
- Ripple Current:**
 $I_{ripple} = 3A$
- Dynamic:**
 $I_{peak} = 22.44A$
 $ESR = 2.9m\Omega$
 $V = 162mV$
- Inductor Spec:**
 $I_{sat} = 33A$
 $I_{dc} = 16A$
 $DCR = 3.8m\Omega$
- MOSFET Spec:**
H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30$ ($T = 25$)
 $I_{peak} = 120$ ($Pause < 10\mu s$)

Controller



- Voltage & Current:**
 $+1.05V \& 22.44A$
- Frequency:**
 $T_{on} = 3.85p \cdot R_t / V_{in} - 0.5 = 0.3\mu s$
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 250KHZ$
- OCp:**
 $Set PR7504 = 14K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 16.94A$
- Soft start time:**
 $Soft-Star duration is 2ms$


P80VC1

Title: Power_VCCP
Engineer: Robin_chen

Size	Project Name	Rev
A2	P80	1.1

Date: Tuesday, December 16, 2008 Sheet 51 of 56





GPU_VID_0	GPU_VID_1	Voltage
L	L	0.946V
H	L	1.00V
L	H	1.17V
H	H	X

Power stage

- I/P Current:**
 $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 2.3 \text{ A}$
- Ripple Current:**
 $I_{ripple} = 3 \text{ A}$
- Dynamic:**
 $I_{peak} = 10.87 \text{ A}$
 $ESR/2 = 4.5 \text{ mOhm}$
 $V = 44 \text{ mV}$
- Inductor Spec:**
 $I_{sat} = 22 \text{ A}$
 $I_{dc} = 11 \text{ A}$
 $DCR = 9 \text{ mOhm}$
- MOSFET Spec:**
 H-side and L-side MOSFET: RJK0355/RJK0353
 $R_{ds(on)} = 11.8 / 5.4 \text{ mOhm}$ ($V_{gs} = 10 \text{ V}$)
 $I_{cont} = 30 / 35 \text{ A}$ ($T_s = 25$)
 $I_{peak} = 120 / 140 \text{ A}$ (Pause < 10us)

Controller

- Voltage & Current:**
 $+VGA: 0.94 \& 10.08 \text{ A}$
- Frequency:**
 $T_{on} = 3.85 \mu s \cdot R_t(on) / V_{in} - 0.5 = 0.3 \mu s$
 $\text{Frequency} = V_{out} / (V_{in} \cdot T_{on}) = 250 \text{ KHZ}$
- OCP:**
 Set PR7504=14KOhm
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 24 \text{ A}$
- Soft start time:**
 Soft-Star duration is 2ms

P80VC1

Title: Power_+VGA
Engineer: robin_chen

Size	Project Name	P80	Rev
A2			1.1

Date: Tuesday, December 16, 2008 Sheet 53 of 56

